DDR3 Un-buffered/ECC DIMM Module

1GB based on 512Mbits component

1GB/2GB based on 1Gbits component

TFBGA with Pb-Free

Revision 1.0 (MAY. 2007)
-Initial Release

240-Pin Un-buffered/ECC DIMM DDR3 SDRAM

1.0 Feature

- JEDEC standard VDD = VDDQ = 1.5V +/- 0.075V Power Supply
- 1.5V centered-terminated push-pull I/O
- Programmable CAS latencies (5,6,7,8,9,10), Burst Length (4 & 8) and Burst Type
- Auto Refresh (CRB) and Self Refresh
- Bi-directional Differential Data Strobe
- Off Chip Driver (OCD) impedance adjustment
- On-Die termination using ODT pin
- 8 independent internal bank
- Average Refresh Period 7.8us at lower than a TCASE 85°C, 3.9us at 85°C < TCASE < 95 °C - support High Temperature Self-Refresh rate enable feature
- Serial presence detect with EEPROM
- DIMM Dimension (Nominal) 30.00 mm high, 133.35 mm wide
- Based on JEDEC standard reference Raw Cards Lay out.
- RoHS compliant
- Gold plated contacts

2.0 Ordering Information

Part number	Density	Module Organization	Component composition	Component PKG	Module Rank	Description
W1066EB1GX	1GB	128Mx72	64Mx8*18	TFBGA	2	1GB 2Rx8 PC3-8500U
W1066EA1GX	1GB	128Mx72	128Mx8*9	TFBGA	1	1GB 1Rx8 PC3-8500U
W1333EA1GX	1GB	128Mx72	128Mx8*9	TFBGA	1	1GB 1Rx8 PC3-10600U
W1066EB2GX	2GB	256Mx72	128Mx8*18	TFBGA	2	2GB 2Rx8 PC3-8500U
W1333EB2GX	2GB	256Mx72	128Mx8*18	TFBGA	2	2GB 2Rx8 PC3-10600U

Note: Last Character x of the Part Number stand for DRAM vendor
S=Samsung; M=Micron; Q=Qimonda; H=Hynix; E=Elpida

3.0 Key Timing Parameters

	DDR3-1333	DD3-1066	Unit
CL-tRCD-tRP	9-9-9	7-7-7	tCK
CAS Latency	9	7	tCK
tCK(min)	1.5	1.875	ns
tRCD(min)	13.5	13.125	ns
tRP(min)	13.5	13.125	ns
tRAS(min)	36	37.5	ns
tRC(min)	49.5	50.625	ns

4.0 Absolute Maximum DC Rating

Symbol	Parameter	Rating	Units
V_{in} , Vout	Voltage on any pin relative to V_{SS}	-0.4 ~ 1.975	V
V_{DD}	Voltage on V_{DD} & V_{DDQ} supply relative to V_{ss}	-0.4 ~ 1.975	V
V_{DDQ}	Short circuit current	-0.4 ~ 1.975	V
V_{DDL}	Power dissipation	-0.4 ~ 1.975	V
T_{STG}	Storage Temperature	-55 ~ + 100	°C

5.0 DIMM Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V_{REF}DQ	121	Vss	41	Vss	161	*DM8/DQS17_P*	81	DQ32	201	DQ37
2	Vss	122	DQ4	42	NC	162	*DQS17_N*	82	DQ33	202	Vss
3	DQ0	123	DQ5	43	NC	163	Vss	83	Vss	203	*DM4/DQS13_P*
4	DQ1	124	Vss	44	Vss	164	NC	84	*DQS4_N*	204	*DQS13_N*
5	Vss	125	*DM0/DQS9_P*	45	NC	165	NC	85	*DQS4_P*	205	Vss
6	*DQS0_N*	126	*NC/DQS9_N*	46	NC	166	Vss	86	Vss	206	DQ38
7	*DQS0_P*	127	Vss	47	Vss	167	NC/TEST	87	DQ34	207	DQ39
8	Vss	128	DQ6	48	NC	168	RESET_N	88	DQ35	208	Vss
9	DQ2	129	DQ7	KEY				89	Vss	209	DQ44
10	DQ3	130	Vss	49	NC	169	CKE1	90	DQ40	210	DQ45
11	Vss	131	DQ12	50	CKE0	170	VDD	91	DQ41	211	Vss
12	DQ8	132	DQ13	51	VDD	171	A15	92	Vss	212	*DM5/DQS14_P*
13	DQ9	133	Vss	52	BA2	172	A14	93	*DQS5_N*	213	*DQS14_N*
14	Vss	134	*DM1/DQS10_P*	53	NC/Err-Out	173	VDD	94	*DQS5_P*	214	Vss
15	*DQS1_N*	135	*DQS10_N*	54	VDD	174	A12	95	Vss	215	DQ46
16	*DQS1_P*	136	Vss	55	A11	175	A9	96	DQ42	216	DQ47
17	Vss	137	DQ14	56	A7	176	VDD	97	DQ43	217	Vss
18	DQ10	138	DQ15	57	VDD	177	A8	98	Vss	218	DQ52
19	DQ11	139	Vss	58	A5	178	A6	99	DQ48	219	DQ53
20	Vss	140	DQ20	59	A4	179	VDD	100	DQ49	220	Vss
21	DQ16	141	DQ21	60	VDD	180	A3	101	VSS	221	*DM6_DQS15_P*
22	DQ17	142	Vss	61	A2	181	A1	102	*DQS6_N*	222	*DQS15_N*
23	Vss	143	*DQS11_P*	62	VDD	182	VDD	103	*DQS6_P*	223	Vss
24	*DQS2_N*	144	*DQS11_N*	63	*CK1_P/NC*	183	VDD	104	Vss	224	DQ54
25	*DQS2_P*	145	Vss	64	*CK1_N/NC*	184	*CK0_P*	105	DQ50	225	DQ55
26	Vss	146	DQ22	65	VDD	185	*CK0_N*	106	DQ51	226	Vss
27	DQ18	147	DQ23	66	VDD	186	VDD	107	Vss	227	DQ60
28	DQ19	148	Vss	67	V_{REF}CA	187	NC/EVENT	108	DQ56	228	DQ61
29	Vss	149	DQ28	68	NC, Par_In	188	A0	109	DQ57	229	Vss
30	DQ24	150	DQ29	69	VDD	189	VDD	110	Vss	230	*DM7/DQS16_P*
31	DQ25	151	Vss	70	A10/AP	190	BA1	111	*DQS7_N*	231	*DQS16_N*
32	Vss	152	*DM3/DQS12_P*	71	BA0	191	VDD	112	*DQS7_P*	232	Vss
33	*DQ3_N*	153	*DQS12_N*	72	VDD	192	RAS_N	113	Vss	233	DQ62
34	*DQ3_P*	154	Vss	73	WE_N	193	S0_N	114	DQ58	234	DQ63
35	Vss	155	DQ30	74	CAS_N	194	VDD	115	DQ59	235	Vss
36	DQ26	156	DQ31	75	VDD	195	ODT0	116	Vss	236	V_{DD}SPD
37	DQ27	157	Vss	76	S1	196	A13	117	SA0	237	SA1
38	Vss	158	NC	77	ODT1	197	VDD	118	SCL	238	SDA
39	NC	159	NC	78	VDD	198	NC	119	Vss	239	Vss
40	NC	160	Vss	79	S2/NC	199	Vss	120	V_{TT}	240	V_{TT}
				80	Vss	200	DQ36				

1. NC = No Connect, RFU = Reserved for Future Use
2. Par_in and Err_out pins are intended for register control functions.

6.0 DIMM Pin Description

Pin Name	Function	Pin Name	Function
A0 ~ A15	Address input (Multiplexed)	ODT0~ODT1	On Die Termination
A10/AP	Address Input/Auto pre-charge	CB0~CB7	ECC Data check bits Input/Output
BA0 ~ BA2	Bank Select	DQ0~DQ63	Data Input/Output
$\overline{CK0}$ ~ $\overline{CK2}$, CK0~CK2	Clock input	$\overline{DQS0}$~$\overline{DQS8}$	Data strobes, negative line
CKE0, CKE1	Clock enable input	DM(0~8),	Data Masks/Data strobes (Read)
$\overline{S0}$, $\overline{S1}$	Chip select input	DQS0~DQS8	Data Strobes
$\overline{RAS}$	Row address strobe	RFU	Reserved for future used
$\overline{CAS}$	Column address strobe	V_{TT}	SDRAM I/O termination power supply
$\overline{WE}$	Write Enable	TEST	Memory bus test tool
SCL	SPD Clock Input	V_{DD}	Core Power
SDA	SPD Data Input/Output	V_{DDQ}	I/O Power
SA0~SA2	SPD Address	V_{SS}	Ground
Par_In	Parity bit for address & Control bus	V_{REF}DQ	SDRAM Input/Output Reference Supply
Err_Out	Parity error found in the Address and Control bus	V_{DD}SPD	Serial EEPROM Power Supply
Reset	Register and PLL control pin	V_{REF}CA	Command Address Reference Supply

7.0 Address Configuration

Organization	Row Address	Column Address	Bank Address	Auto Pre-charge
64Mx8(512Mb) base	A0-A13	A0-A9	BA0-BA1	A10/AP
128Mx8(1Gb) base	A0-A13	A0-A9	BA0-BA2	A10/AP

8.1 Functional Block Diagram: 1GB/2GB, 128M/256Mx72 Module (Populated as 2 ranks of x8)



BA0 - BA2	BA0-BA2 : SDRAMs D0 - D17
A0 - A15	A0-A15 : SDRAMs D0 - D17
CKE1	CKE : SDRAMs D9 - D17
CKE0	CKE : SDRAMs D0 - D8
$\overline{RAS}$	$\overline{RAS}$: SDRAMs D0 - D17
$\overline{CAS}$	$\overline{CAS}$: SDRAMs D0 - D17
$\overline{WE}$	$\overline{WE}$: SDRAMs D0 - D17
ODT0	ODT : SDRAMs D0 - D8
ODT1	ODT : SDRAMs D9 - D17
CK0	CK : SDRAMs D0 - D8
CK1	CK : SDRAMs D9 - D17



Notes :

1. DQ-to-I/O wiring is shown as recommended but may be changed.
2. DQ/DQS/DQS/ODT/DM/CKE/$\overline{S}$ relationships must be maintained as shown.
3. DQ, CB, DM, DQS/DQS resistors: Refer to associated topology diagram.

8.2 Functional Block Diagram: 1GB, 128Mx72 Module (Populated as 1 rank of x8)



Notes :

1. DQ-to-I/O wiring is shown as recommended but may be changed.
2. DQ/DQS/DQS/ODT/DM/CKE/S relationships must be maintained as shown.
3. DQ, CB, DM, DQS/DQS resistors: Refer to associated topology diagram.
4. Refer to the appropriate clock wiring topology under the DIMM wiring details section of this document.

9.0 AC & DC Operating Conditions

Recommended operating conditions (Voltage referenced to Vss=0V, TA=0 to 70°C)

Symbol	Parameter	Min	Typ	Max	Unit
V_{DD}	Supply Voltage	1.425	1.5	1.575	V
V_{DDQ}	Supply Voltage for Output	1.425	1.5	1.575	V
$V_{REF}DQ_{(DC)}$	I/O Reference Voltage (DQ)	0.49*V_{DDQ}	0.50*V_{DDQ}	0.51*V_{DDQ}	V
$V_{REF}CA_{(DC)}$	I/O Reference Voltage (CMD/Add)	0.49*V_{DDQ}	0.50*V_{DDQ}	0.51*V_{DDQ}	V
V_{TT}	Termination Voltage	0.49*V_{DDQ}	0.50*V_{DDQ}	0.51*V_{DDQ}	V

10.0 Capacitance (Max.)

Symbol	Parameter/Condition	Min	Max	Unit
CCK	Input capacitance, CK and $\overline{CK}$	-	11	pF
CI1	Input capacitance, CKE and $\overline{CS}$	-	12	pF
CI2	Input capacitance, Addr, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$	-	12	pF
CIO	Input capacitance, DQ, DM, DQS, $\overline{DQS}$	-	10	pF

11.1 Physical Dimensions: (64Mb/128Mbx8 Based, 64Mx72/128Mx72, 1 Rank)



Units : Millimeter
Tolerances :± 0.005(.13) unless otherwise specified

11.2 Physical Dimensions: (64Mx8/128Mx8 Based, 128MBx72/256Mx72, 2 Ranks)



Units : Millimeter
Tolerances :± 0.005(.13) unless otherwise specified