

## Intel<sup>®</sup> 5 Series Chipset and Intel<sup>®</sup> 3400 Series Chipset

**Datasheet** 

June 2010

Document Number: 322169-003



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

This document contains information on products in the design phase of development.

All products, platforms, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. All dates specified are target dates, are provided for planning purposes only and are subject to change.

This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local sales office that you have the latest datasheet before finalizing a design.

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

Intel® Active Management Technology requires the computer system to have an Intel(R) AMT-enabled chipset, network hardware and software, as well as connection with a power source and a corporate network connection. Setup requires configuration by the purchaser and may require scripting with the management console or further integration into existing security frameworks to enable certain functionality. It may also require modifications of implementation of new business processes. With regard to notebooks, Intel AMT may not be available or certain capabilities may be limited over a host OS-based VPN or when connecting wirelessly, on battery power, sleeping, hibernating or powered off. For more information, see http://www.intel.com/technology/platform-technology/intel-amt/

Intel® High Definition Audio requires a system with an appropriate Intel chipset and a motherboard with an appropriate codec and the necessary drivers installed. System sound quality will vary depending on actual implementation, controller, codec, drivers and speakers. For more information about Intel® HD audio, refer to http://www.intel.com/design/chipsets/hdaudio.htm.

The original equipment manufacturer must provide TPM functionality, which requires a TPM-supported BIOS. TPM functionality must be initialized and may not be available in all countries.

Intel® Anti-Theft Technology-PC Protection (Intel® AT-p). No computer system can provide absolute security under all conditions. Intel® Anti-Theft Technology (Intel® AT-p) requires the computer system to have an Intel® AT-enabled chipset, BIOS, firmware release, software and an Intel AT-capable Service Provider/ISV application and service subscription. The detection (triggers), response (actions), and recovery mechanisms only work after the Intel® AT functionality has been activated and configured. Certain functionality may not be offered by some ISVs or service providers and may not be available in all countries. Intel assumes no liability for lost or stolen data and/or systems or any other damages resulting thereof.

Systems using Client Initiated Remote Access require wired LAN connectivity and may not be available in public hot spots or "click to accept" locations. For more information, refer to http://software.intel.com/en-us/blogs/2008/10/09/new-with-intel-amt-4050-fast-call-for-help-and-remote-pc-assist-akacira/

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright  $\ensuremath{@}$  2010, Intel Corporation. All rights reserved.



## **Contents**

1	Intro	uction		39
	1.1	About This Manual		39
	1.2	Overview		42
	1.3	1.2.1 Capability OV Intol® 5 Spries Chins	erviewet and Intel® 3400 Series Chipset SKU Definition	50
	1.4	Reference Documents	S	52
2	Siana			
2	3.1 2.1	Direct Media Interface	e (DMI) to Host Controller	55
	2.2	PCI Express*	(DIVI) to Host Controller	55
	2.3	Firmware Hub Interfa	Ce	56
	2.4	PCI Interface		57
	2.5 2.6	Serial ATA Interface		59
	2.0	LPC IIILEHACE Interrunt Interface		62
	2.8	USB Interface		63
	2.9	Power Management I	nterface	65
	2.10	Processor Interface		68
	2.11 2.12	SMBUS INTERTACE System Management	Interface	68
	2.13	Real Time Clock Inter	face	69
	2.14	Miscellaneous Signals		70
	2.15	Intel® High Definition	Audio Link	71
	2.16 2.17	Controller Link (Mobil Social Pocinhoral Into	e Only)face (SPI) face (SPI) Fechnology and Thermal Reporting	72
	2.18	Intel® Quiet System	Fechnology and Thermal Reporting	73
	2.19	JTAG Signals		74
	2.20	Clock Signals		74
	2.21 2.22	LVDS Signais (Mobile	only) DAC Signals	76
	2.23	Intel® Flexible Displa	y Interface (FDI)	78
	2.24	Digital Display Signal		79
	2.25	General Purpose I/O	Signals	82
	2.26 2.27	Manageability Signals	gnals	85
	2.27	Pin Strans	Juais	88
	2.20	2.28.1 Functional St	aps	88
		2.28.2 External RTC	Circuitry	92
3	PCH F	in States		93
	3.1	Integrated Pull-Ups a	nd Pull-Downs	93
	3.2	Output and I/O Signa	ls Planes and States	95
	3.3	•	t Signals 1	
4	Syste	n Clocks		.13
5	Funct	onal Description		17
	5.1	DMI-to-PCI Bridge (D	30:F0) 1	.17
		5.1.1 PCI Bus Inter	face	.17
		5.1.2 PCI Bridge As	an Initiator	.1/
		5.1.2.1 Mei 5.1.2.2 I/O	Reads and Writes	18
		5.1.2.3 Con	figuration Reads and Writes	18
		5.1.2.4 Loc	ked Cycles 1	.18
		5.1.2.5 Targ	get / Master Aborts	.18
		5.1.2.6 Sec 5.1.2.7 Dua	ondary Master Latency Timer	12 12
		5.1.2.7 Dua 5.1.2.8 Mer	nory and I/O Decode to PCI	19
		5.1.3 Parity Error D	etection and Generation 1	.19
		5.1.4 PCIRST#		.20
		5.1.5 Peer Cycles		20
			idge Model	



	5.1.8	Standard PCI Bus Configuration Mechanism	121
5.2		press* Root Ports (D28:F0,F1,F2,F3,F4,F5, F6, F7)	121
	5.2.1	Interrupt Generation Power Management	122
	5.2.2	5.2.2.1 S3/S4/S5 Support	122 122
		5.2.2.2 Resuming from Suspended State	122 123
		5.2.2.3 Device Initiated PM PMF Message	123
		5.2.2.4 SMI/SCI Generation	123
	5.2.3	SERR# Generation	124
	5.2.4	Hot-Plug	
		5.2.4.1 Presence Detection	124
		5.2.4.2 Message Generation	125 125
		5.2.4.4 SMI/SCI Generation	123 126
5.3	Gigahit	Ethernet Controller (B0:D25:F0)	120 126
5.5	5.3.1	GbE PCI Express* Bus Interface	128
		5.3.1.1 Transaction Laver	128
		5.3.1.2 Data Alignment	128
	F 2 2	5.3.1.3 Configuration Request Retry Status	128
	5.3.2	Error Events and Error Reporting	129 120
		5.3.2.1 Data Parity Error	129 129
	5.3.3	Ethernet Interface	129
	0.0.0	Ethernet Interface	
		82577/82578 PHY Interface	129
	5.3.4	PCI Power Management	
	E 2 E	5.3.4.1 Wake Ūp	130
	5.3.5 5.3.6	Configurable LEDsFunction Level Reset Support (FLR)	137 131
	5.5.0	5 3 6 1 FIR Stens	132 132
5.4	LPC Brid	5.3.6.1 FLR Stepsdge (with System and Management Functions) (D31:F0)	133
	5.4.1	LPC Interface	133
		5.4.1.1 LPC Cycle Types	134
		5.4.1.2 Start Field Definition	134
		5.4.1.3 Cycle Type / Direction (CYCTYPE + DIR)	135
		5.4.1.4 Size	135 136
		5.4.1.6 SYNC Time-Out	136 136
		5.4.1.7 SYNC Error Indication	
		5.4.1.8 LFRAME# Usage	136
		5.4.1.9 I/O Cycles	137
		5.4.1.10 Bus Master Cycles	137
		5.4.1.11 LPC Power Management	13/ 127
5.5	DMA Or	peration (D31:F0)	137 138
5.5	5.5.1	Channel Priority	138
	0.0	5.5.1.1 Fixed Priority	138
		5.5.1.2 Rotating Priority	139
	5.5.2	Address Compatibility Mode	139
	5.5.3	Summary of DMA Transfer Sizes	139
	5.5.4	5.5.3.1 Address Shifting When Programmed for 16-Bit I/O Count by Words Autoinitialize	
	5.5.5	Software Commands	140 140
5.6	LPC DM	A	$\frac{1}{141}$
0.0	5.6.1	Asserting DMA Requests	141
	5.6.2	Abandoning DMA Requests	142
	5.6.3	General Flow of DMA Transfers	142
	5.6.4	Terminal Count	
	5.6.5 5.6.6	Verify Mode	143 173
	5.6.7	SYNC Field / LDRQ# Rules	
5.7		mers (D31:F0)	
	5.7.1	Timer Programming	145
	5.7.2	Reading from the Interval Timer	146
		5.7.2.1 Simple Read	146
		5.7.2.2 Counter Latch Command	
			140



5.8	8259 Interrupt Controllers (PIC) (D31:F0)	147
	5.8.1 Interrupt Handling	148
	5.8.1.1 Generating Interrupts	148
	5.8.1.2 Acknowledging Interrupts	148
	5.8.1.2 Acknowledging Interrupts	149
	5.8.2 Initialization Command Words (ICWx)	149
	5.8.2.1 ICW1	149
	5.8.2.2 ICW2	
	5.8.2.3 ICW3	150
	5.8.2.4 ICW4	
	5.8.3 Operation Command Words (OCW)	150
	5.8.4 Modes of Operation	150
	5.8.4.1 Fully Nested Mode	150
	5.8.4.2 Special Fully-Nested Mode	151
	5.8.4.3 Automatic Rotation Mode (Equal Priority Devices)	151
	5.8.4.4 Specific Rotation Mode (Specific Priority Devices)	101
	5.8.4.4 Specific Rotation Mode (Specific Priority)	151
	5.8.4.5 Poll Mode	121
	5.8.4.6 Cascade Mode	127
	5.8.4.7 Edge and Level Triggered Mode	127
	5.8.4.8 End of Interrupt (EOI) Operations	152
	5.8.4.9 Normal End of Interrupt	152
	5.8.4.10 Automatic End of Interrupt Mode	152
	5.8.5 Masking Interrupts	153
	5.8.5 Masking Interrupts	153
	5.8.5.2 Special Mask Mode	153
	5.8.6 Steering PCI Interrupts	153
5.9	Advanced Programmable Interrupt Controller (APIC) (D31:F0)	154
	5.9.1 Interrupt Handling	154
	5.9.2 Interrupt Mapping	154
	5.9.3 PCI / PCI Express* Message-Based Interrupts	155
	5.9.4 IOXAPIC Address Remapping 5.9.5 External Interrupt Controller Support Serial Interrupt (D31:F0)	155
	5.9.5 External Interrupt Controller Support	155
5.10	Serial Interrupt (D31:F0)	156
0.20	5.10.1 Start Frame	156
	5.10.2 Data Frames	157
	5 10 3 Ston Frame	157
	5.10.3 Stop Frame	157
	5.10.5 Data Frame Format	158
5.11	Real Time Clock (D31:F0)	150
J.11	5.11.1 Update Cycles	150
	5.11.2 Interrupts	160
	5.11.3 Lockable RAM Ranges	160
	5.11.5 Lockable KAPI Raliges	160
	5.11.4 Century Rollover	160
5.12	Drocesor Interface (D21:E0)	160
3.12	Processor Interface (D31:F0)	162
	5.12.1.1 A20M# (Mask A20) / A20GATE	162
	5.12.1.1 AZUM# (MdSK AZU) / AZUGATE	162
	5.12.1.2 INIT (Initialization)	103
	5.12.1.3 FERR# (Numeric Coprocessor Error)	100
	5.12.1.4 NMI (Non-Maskable Interrupt)	
	5.12.1.5 Processor Power Good (PROCPWRGD)	104
	5.12.2 Dual-Processor Issues	164
	5.12.2.1 Usage Differences	164
- 40	5.12.3 Virtual Legacy Wire (VLW) Messages	164
5.13	Power Management (D31:F0)	165
	5.13.1 Features	165
	5.13.2 PCH and System Power States	165
	5.13.3 System Power Planes	167
	5.13.4 SMI#/SCI Generation	167
	5.13.4.1 PCI Express* SCI	170
	5.13.4.2 PCI Express* Hot-Plug	170
	5.13.5 C-States	170
	5.13.6 Dynamic PCI Clock Control (Mobile Only)	170
	5.13.6.1 Conditions for Checking the PCI Clock	171
	5.13.6.2 Conditions for Maintaining the PCI Clock	171
	5.13.6.3 Conditions for Stopping the PCI Clock	171
	5.13.6.4 Conditions for Re-Starting the PCI Clock	171



	5.13.6.5 LPC Devices and CLKRUN#	172
	5.13.7 Sleep States	172
	5.13.7.1 Sleep State Overview	172
	5.13.7.2 Initiating Sleep State	172
	5.13.7.3 Exiting Sleep States	1/3
	5.13.7.4 PCI Express* WAKE# Signal and PME Event Message	1/4
	5.13.7.5 Sx-G3-Sx, Handling Power Failures	1/5
	5.13.8 Event Input Signals and Their Usage	1/5
	5.13.8.1 PWRBIN# (POWER Button)	1/5 177
	5.13.8.2 RI# (Ring Indicator)	⊥// 177
	5.13.6.5 FML# (FCL FOWER Management Event)	1// 177
	5.13.8.4 SYS_RESET# Signal	1// 177
	F 12 () ALL Accord Mode	7 / ()
	5.13.9.1 Write Only Registers with Read Paths in ALT Access Mode	179
	5 13 9 2 PIC Reserved Bits	181
	5.13.9.3 Read Only Registers with Write Paths in ALT Access Mode	181
	5.13.10 System Power Supplies, Planes, and Signals	181
	5.13.10 System Power Supplies, Planes, and Signals	
	SLP_S4#, SLP_S5#, SLP_M# and SLP_LAN#5.13.10.2SLP_S4# and Suspend-To-RAM Sequencing	181
	5.13.10.2SLP S4# and Suspend-To-RAM Sequencing	182
	5.13.10.3PWROK Signal	182
	5.13.10.3PWROK Signal	182
	5.13.11 Clock Generators	182
	5.13.12Legacy Power Management Theory of Operation	183
	5.13.12.1APM Power Management (Desktop Only)	183
	5.13.12.1APM Power Management (Desktop Only)	183
	5.13.13 Reset Behavior	183
5.14	System Management (D31:F0)	185
	5.14.1 Theory of Operation	185
	5.14.1.1 Detecting a System Lockup	182
	5.14.1.2 Handling an Intruder	10C
	5.14.1.3 Detecting Improper Flash Programming5.14.1.4 Heartbeat and Event Reporting using SMLink/SMBus	106 100
	5 14 2 TCO Modes	1 Q G
	5.14.2 TCO Modes  5.14.2.1 TCO Legacy/Compatible Mode  5.14.2.2 Advanced TCO Mode  General Pourse Wolfe	186
	5 14 2 2 Advanced TCO Mode	188
5.15	General Purpose I/O (D31:F0)	189
3.13		
	5.15.2 SMI# SCI and NMI Routing	189
	5.15.3 Triggering	189
	5.15.4 GPĬŎ Registers Lockdown	189
	5.15.5 Seriai POST Codes Over GPIO	190
	5.15.5.1 Theory of operation	190
	5.15.5.1 Theory of operation	191
5.16	SATA Host Controller (D31:F2, F5)	192
	5.16.1 SATA Feature Support	193
	5.16.2 Theory of Operation	194
	5.16.2.1 Standard ATA Emulation	194
	5.16.2.2 48-Bit LBA Operation	194
	5.16.3 SATA Swap Bay Support	194 104
	5.16.4 Hot Plug Operation	194 104
	5.16.4.1 Low Power Device Presence Detection	194 105
	5.16.5 I till Ctone	195 105
	5.16.5.1 FLR Steps	105
	5.16.6.1 Intel® Rapid Storage Manager RAID Option ROM	196
	5.16.7 Power Management Operation	196
	5.16.7.1 Power State Mappings	196
	5.16.7.2 Power State Transitions	197
	5.16.7.3 SMI Trapping (APM)	ī98
	5.16.8 SATA Device Presence	198
	5.16.9 SATA LED	
	5.16.10 AHCI Operation	199
	5.16.11SGPIO Signals	199
	5.16.11.1Mechanism	199
	5 16 11 2Message Format	つりり



	5.16.11.3LED Message Type	201
	5.10.11.3Ltd Message Type	201
	5.16.11.4SGPIO Waveform	202
	5.16.12 External SATA	203
5.17	High Precision Event Timers	203
3.1,	5.17.1 Timer Accuracy	
	5.17.1 IIIII Accuracy	203
	5.17.2 Interrupt Mapping	204
	5.17.3 Periodic vs. Non-Periodic Modes	204
	5.17.4 Enabling the Timers	205
	5.17.5 Interrupt Levels	205
	E 17.6 Handling Interrupte	205
	5.17.6 Handling Interrupts	200
	5.1/./ Issues Related to 64-Bit Timers with 32-Bit Processors	206
5.18	USB EHCI Host Controllers (D29:F0 and D26:F0)	207
	5.18.1 EHC Initialization	207
	5.18.1.1 BIOS Initialization	207
	5.18.1.2 Driver Initialization	207
	5.18.1.3 EHC Resets	207
	5.18.2 Data Structures in Main Memory	207
	5 18 3 USB 2 0 Enhanced Host Controller DMA	208
	5.18.4 Data Encoding and Bit Stuffing	200
	5.10.4 Data Ericoling and Dit Stuffing	200
	5.18.5 Packet Formats	208
	5.18.6 USB 2.0 Interrupts and Error Conditions	208
	5.18.6 USB 2.0 Interrupts and Error Conditions	209
	5 18 7 LISB 2 0 Power Management	200
	5.18.7 USB 2.0 Power Management	200
	5.16.7.1 Pause reature	209
	5.18.7.2 Suspend Feature	
	5.18.7.3 ACPI Device States	210
	5.18.7.4 ACPI System States	210
	5.18.8 USB 2.0 Legacy Keyboard Operation	210
	5.10.0 USB 2.0 Legacy Reyboard Operation	210
	5.18.9 USB 2.0 Based Debug Port	211
	5.18.9.1 Theory of Operation	212
	5.18.10EHCI Caching	216
	5.18.11 USB Pre-Fetch Based Pause	216
	5.18.12 Function Level Reset Support (FLR)	216
	F 10 12 1 F D Change	210
	5.18.12.1FLR Steps	510
	5.18.13USB Overcurrent Protection	21/
5.19	Integrated USB 2.0 Rate Matching Hub	218
	5.19.1 Overview	218
	5.19.2 Architecture	210
F 20	S.19.2 Alcillectule	210
5.20	SMBus Controller (D31:F3)	219
	5.20.1 Host Controller	219
	5.20.1.1 Command Protocols	220
	5.20.2 Bus Arbitration	223
	5.20.3 Bus Timing	
	5.20.3 Dus Hilling	224
	5.20.3.1 Clock Stretching	224
	5.20.3.1 Člock Stretching	224
	5.20.4 Interrupts / SMI#	224
	5.20.5 SMBALERT#	225
	5.20.6 SMBus CRC Generation and Checking	225
	5.20.7 SMBus Slave Interface	226
	5.20.7.1 Format of Slave Write Cycle	226
	5.20.7.2 Format of Read Command	228
	5.20.7.3 Slave Read of RTC Time Bytes	230
	5.20.7.4 Format of Host Notify Command	220
F 24	The word Management	230
5.21		/ < /
	Thermal Management	
	5.21.1 Thermal Sensor	232
	5.21.1 Thermal Sensor	232 232
	5.21.1 Thermal Sensor	232 232
	5.21.1 Thermal Sensor	232 232 233
	5.21.1 Thermal Sensor	232 232 233
	5.21.1 Thermal Sensor	232 232 233 234 235
	5.21.1 Thermal Sensor  5.21.1.1 Internal Thermal Sensor Operation.  5.21.2 Thermal Reporting Over System Management Link 1 Interface (SMLink1)  5.21.2.1 Supported Addresses.  5.21.2.2 I <sup>2</sup> C Write Commands to the Intel <sup>®</sup> ME.  5.21.2.3 Block Read Command.	232 232 233 234 235 235
	5.21.1 Thermal Sensor	232 232 233 234 235 235
	5.21.1 Thermal Sensor 5.21.1.1 Internal Thermal Sensor Operation	232 232 233 234 235 235 237
	5.21.1 Thermal Sensor 5.21.1.1 Internal Thermal Sensor Operation	232 233 234 235 235 237 238
	5.21.1 Thermal Sensor 5.21.1.1 Internal Thermal Sensor Operation	232 232 233 234 235 235 237 238 239
	5.21.1 Thermal Sensor 5.21.1.1 Internal Thermal Sensor Operation 5.21.2 Thermal Reporting Over System Management Link 1 Interface (SMLink1) 5.21.2.1 Supported Addresses 5.21.2.2 I <sup>2</sup> C Write Commands to the Intel <sup>®</sup> ME. 5.21.2.3 Block Read Command 5.21.2.4 Read Data Format 5.21.2.5 Thermal Data Update Rate 5.21.2.6 Temperature Comparator and Alert 5.21.2.7 BIOS Set Up.	232 232 233 234 235 237 238 239 240
	5.21.1 Thermal Sensor 5.21.1.1 Internal Thermal Sensor Operation	232 232 233 234 235 237 238 240 241
	5.21.1 Thermal Sensor 5.21.1.1 Internal Thermal Sensor Operation 5.21.2 Thermal Reporting Over System Management Link 1 Interface (SMLink1) 5.21.2.1 Supported Addresses 5.21.2.2 I <sup>2</sup> C Write Commands to the Intel <sup>®</sup> ME. 5.21.2.3 Block Read Command 5.21.2.4 Read Data Format 5.21.2.5 Thermal Data Update Rate 5.21.2.6 Temperature Comparator and Alert 5.21.2.7 BIOS Set Up.	232 232 233 234 235 237 238 240 241 242



	5.22.1	Intel® High Definition Audio Docking (Mobile Only)	244
		5.22.1.1 Dock Sequence	244
		5.22.1.2 Exiting D3/CRST# when Docked	245
		5.22.1.3 Cold Boot/Resume from S3 When Docked	246
		5.22.1.4 Undock Sequence 5.22.1.5 Normal Undock	246
		5.22.1.5 Normal Undock	246
		5.22.1.6 Surprise Undock	247
		5.22.1.7 Interaction Between Dock/Undock and Power Management States	247
		5.22.1.8 Relationship between HDA_DOCK_RST# and HDA_RST#	247
5.23	Intel®	Active Management Technology 6.0 (Intel® AMT)	248
5.25	5 23 1	Intel® AMT6 v and ASE 2.0 Features	249
	5 23 2	Intel® AMT Dequirements	240
5.24	Sorial F	Intel® AMT Requirements Peripheral Interface (SPI)	243
3.24	5011a1 F	CDI Cupperted Feature Overview	250
	5.24.1	SPI Supported Feature Overview	250
		5.24.1.1 Non-Descriptor Mode	250
		5.24.1.2 Descriptor Mode	250
		5.24.1.3 Device Partitioning	252
	5.24.2	Flash Descriptor	253
		Flash Descriptor	254
	5.24.3	Flash Access	. 255
		5.24.3.1 Direct Access Security	255
		5.24.3.2 Register Access Security	255
	5.24.4	Serial Flash Device Compatibility Requirements	256
	312 11 1	5.24.4.1 PCH SPI Based BIOS Requirements	256
		5 24 4 2 Integrated LAN Firmware SPI Flash Requirements	256
		5.24.4.2 Integrated LAN Firmware SPI Flash Requirements 5.24.4.3 Intel <sup>®</sup> Management Engine Firmware SPI Flash Requirements	250
		5.24.4.4 Hardware Couraging Poquirements	25/
	F 24 F	5.24.4.4 Hardware Sequencing Requirements.  Multiple Page Write Usage Model.  5.24.5.1 Soft Flash Protection	22/
	5.24.5	Multiple Page Write Osage Model	250
		5.24.5.1 Soft Flash Protection	258
		5.24.5.2 BIOS Range Write Protection	259
		5.24.5.2 BIOS Range Write Protection	259
	5.24.6	Flash Device Configurations SPI Flash Device Recommended Pinout	259
	5.24.7	SPI Flash Device Recommended Pinout	259
	5.24.8	Serial Flash Device Package	260
		Serial Flash Device Package	260
		5.24.8.2 Serial Flash Device Package Recommendations Quiet System Technology (Intel® QST) (Desktop Only) PWM Outputs TACH Inputs Capability Mechanism	260
5.25	Intel <sup>®</sup>	Ouiet System Technology (Intel® OST) (Desktop Only)	261
0.20	5.25.1	PWM Outputs	261
	5 25 2	TACH Inputs	261
5.26	Feature	- Canability Mechanism	261
5.27	DCH Di	colary Interfaces	262
5.27	5 27 1	splay Interfaces	262
	3.27.1	F 27 1 1 Integrated DAMDAC	202
		5.27.1.1 Integrated RAMDAC 5.27.1.2 DDC (Display Data Channel) Digital Display Interfaces	202
	F 27 2	5.27.1.2 DDC (Display Data Channel)	203
	5.2/.2	Digital Display Interfaces	263
		5.2/.2.1 LVDS (Mobile only)	263
		5.27.2.2 LVDS Pair States	264
		5.27.2.3 Single Channel versus Dual Channel Mode	265
		5.27.2.4 Panel Power Sequencing	265
		5.27.2.5 LVDS DDC	
		5.27.2.6 High Definition Multimedia Interface	266
		5.27.2.7 Digital Video Interface (DVI)	267
		5.27.2.8 Display Port	267
		5.27.2.9 Embedded DisplayPort	268
		5 27 2 10DP Aux Channel	268
		5.27.2.10DP Aux Channel	268
		5.27.2.12Integrated Audio over HDMI and DisplayPort	268
		5.27.2.13Serial Digital Video Out (SDVO)	200
		J.27.2.1JJellal Digital Video Out (SDVO)	203
		5.27.2.14Control Bus	209
		5.27.2.15High-bandwidth Digital Content Protection (HDCP)	269
	5.2/.3	Mapping of Digital Display Signals	2/0
		5.27.3.1 Control Bus	2/1
	5.27.4	Multiple Display Configurations	271
5.28	Intel® '	Virtualization Technology	272
	5.28.1	Intel® VT-d Objectives Intel® VT-d Features Supported	272
	5.28.2	Intel® VT-d Features Supported	272



		5.28.3 Support for Function Level Reset (FLR) in Intel® 5 Series	
	5.29	Chipset and Intel® 3400 Series Chipset	273 273 274
		5.29.1 Platform Clocking Requirements	
6	6.1 6.2 6.3	ut Definition PCH Desktop Ballout PCH Ballout Mobile Ballout PCH Ballout Small Form Factor Ballout	275 286
_			
7	7.1	age InformationPCH package (Desktop Only)	311 211
	7.1	PCH package (Mobile Only)	313
	7.3	PCH package (Mobile Only) PCH package (Mobile SFF Only)	315
0	_	rical Characteristics	
8	8.1	Thermal Specifications	317
	0.1	8.1.1 Desktop Storage Specifications and Thermal Design Power (TDP)	317
		8.1.2 Mobile Storage Specifications and Thermal Design Power (TDP)	317
	8.2	Absolute Maximum Ratings	318
	8.3	Absolute Maximum Ratings	318
	8.4	General DC Characteristics	319
	8.5 8.6	Display DC Characteristics	332
	8.7	Power Sequencing and Reset Signal Timings	349
	8.8	Power Management Timing Diagrams	352
	8.9	AC Timing Diagrams	355
9	Domio	ter and Memory Mapping	
7	9.1	PCI Devices and Functions	366
	9.2	PCI Configuration Map	367
	9.3	I/O Map	367
		9.3.1 Fixed I/O Address Ranges	367
		9.3.2 Variable I/O Decode Ranges	370
	9.4	Memory Map	3/1
		·	
10		et Configuration Registers	375
	10.1	Chipset Configuration Registers (Memory Space)	3/5
		10.1.2 VOSTS—Virtual Channel 0 Resource Status Register	378
		10.1.3 V1CTI —Virtual Channel 1 Resource Control Register	379
		10.1.3 V1CTL—Virtual Channel 1 Resource Control Register	379
		10.1.5 CIR0—Chipset Initialization Register 0	379
		10.1.6 CIR1—Chipset Initialization Register 1	380
		10.1.7 REC—Root Error Command Register	380
		10.1.9 LCAP—Link Capabilities Register	381
		10.1.10LCTL—Link Control Register	381
		10.1.11LSTS—Link Status Register	381
		10.1.12BCR—Backbone Configuration Register	382
		10.1.13RPC—Root Port Configuration Register	382
		10.1.14DMIC—DMI Control Register	387
		10.1.16FLRSTAT—FLR Pending Status Register	385
		10.1.17CIR5—Chipset Initialization Register 5	386
		10.1.18TRSR—Trap Status Register	386
		10.1.19TRCR—Trapped Cycle Register	386
		10.1.20TWDR—Trapped Write Data Register	387
		10.1.21IOTRn—I/O Trap Register (0-3)	388 20/
		10.1.23CIR6—Chipset Initialization Register 6	388
		10.1.23CIR6—Chipset Initialization Register 6	388
		10.1.25TCTL—TCO Configuration Register	389
		10.1.26D31IP—Device 31 Interrupt Pin Register	390
		10.1.27D30IP—Device 30 Interrupt Pin Register	<b>4</b> 01



	10.1.28D29IP—Device 29 Interrupt Pin Register	391
	10.1.29D28IP—Device 28 Interrupt Pin Register	392
	10 1 30D27IP—Device 27 Interrupt Pin Register	393
	10.1.31 D26IP—Device 26 Interrupt Pin Register	394
	10.1.32D25IP—Device 25 Interrupt Pin Register	304
	10.1.33D22IP—Device 22 Interrupt Pin Register	204
	10.1.33D2ZIF—Device ZZ Interrupt Points Decision	205
	10.1.34D31IR—Device 31 Interrupt Route Register	393
	10.1.35D30IR—Device 30 Interrupt Route Register	390
	10.1.36D29IR—Device 29 Interrupt Route Register	39/
	10.1.37 D28IR—Device 28 Interrupt Route Register	398
	10.1.38D27IR—Device 27 Interrupt Route Register	399
	10.1.39D26IR—Device 26 Interrupt Route Register	400
	10.1.40D25TR—Device 25 Interrupt Route Register	401
	10.1.41D24IR—Device 24 Interrupt Route Register	402
	10.1.42D22IR—Device 22 Interrupt Route Register	403
	10.1.43 OIC—Other Interrupt Control Register	404
	10.1.44 PRSTS—Power and Reset Status	405
	10 1 45 CIR7—Chinset Initalization Register 7	405
	10.1.46CID8—Chineat Initialization Register 8	406
	10.1.40 CINO — Chipset Initialization Register 0	406
	10.1.47 CIN3—Chipset Initialization Register 10.	406
	10.1.40 CIR10 — Clipset Illicialization Register 10	406
	10.1.49CIR13—Cripset Initialization Register 13	406
	10.1.50CIR14—Chipset Initialization Register 14	406
	10.1.51 CIR15—Chipset Initialization Register 15	407
	10.1.52CIR16—Chipset Initialization Register 16	40/
	10.1.53CIR17—Chipset Initialization Register 17	407
	10.1.54CIR18—Chipset Initialization Register 18	407
	10.1.55CIR19—Chipset Initialization Register 19	407
	10.1.56CIR20—Chipset Initialization Register 20	408
	10.1.57CIR21—Chipset Initialization Register 21	408
	10.1.58CIR22—Chipset Initialization Register 22	408
	10.1.44 PRSTS—Power and Reset Status  10.1.45 CIR7—Chipset Initalization Register 7  10.1.46 CIR8—Chipset Initialization Register 8  10.1.47 CIR9—Chipset Initialization Register 9  10.1.48 CIR10—Chipset Initialization Register 10  10.1.49 CIR13—Chipset Initialization Register 13  10.1.50 CIR14—Chipset Initialization Register 14  10.1.51 CIR15—Chipset Initialization Register 15  10.1.52 CIR16—Chipset Initialization Register 16  10.1.53 CIR17—Chipset Initialization Register 17  10.1.54 CIR18—Chipset Initialization Register 18  10.1.55 CIR19—Chipset Initialization Register 19  10.1.56 CIR20—Chipset Initialization Register 20  10.1.57 CIR21—Chipset Initialization Register 21  10.1.58 CIR22—Chipset Initialization Register 22  10.1.59 RC—RTC Configuration Register	409
	10.1.60 HPTC—High Precision Timer Configuration Register	409
	10.1.59RC—RTC Configuration Register	410
	10 1 62 RUC—Racked Un Control Pegister	112
	10.1.63FD—Function Disable Register	712
	10.1.64/CC_Clock Cating	/115
	10.1.64CG—Clock Gating	415
	10.1.03FD3W—FUIRCIIOII DISABIE 305 Well	410
	10.1.66FD2—Function Disable 2	410
	10.1.6/MISCCIL—Miscellaneous Control Register	41/
	10.1.66 PD2—Full Cloth Disable 2 10.1.67 MISCCTL—Miscellaneous Control Register 10.1.68 USBOCM1 - Overcurrent MAP Register 1 10.1.69 USBOCM2 - Overcurrent MAP Register 2 10.1.70 RMHWKCTL- Rate Matching Hub Wake Control Register	418
	10.1.69USBOCM2 - Overcurrent MAP Register 2	
		419
	10.1.70RMHWKCTL- Rate Matching hub wake Control Register	419
11	DCL to DCL Bridge Degisters (D30-F0)	419
11	PCI-to-PCI Bridge Registers (D30:F0)	423
11	PCI-to-PCI Bridge Registers (D30:F0)	423
11	PCI-to-PCI Bridge Registers (D30:F0)	423
11	PCI-to-PCI Bridge Registers (D30:F0)	423
11	PCI-to-PCI Bridge Registers (D30:F0)	423
11	PCI-to-PCI Bridge Registers (D30:F0)	423 423 424 424 424
11	PCI-to-PCI Bridge Registers (D30:F0)	423424424424425
11	PCI-to-PCI Bridge Registers (D30:F0)	423424424424425
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)  11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)  11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)  11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)  11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)  11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)  11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)	423 424 424 424 425 427
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)  11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)  11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)  11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)  11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)  11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)  11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)	423 424 424 424 425 427
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)  11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)  11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)  11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)  11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)  11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)  11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)	423 424 424 424 425 427
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)  11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)  11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)  11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)  11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)  11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)  11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)	423 424 424 424 425 427
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)  11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)  11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)  11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)  11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)  11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)  11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)  11.1.7 PMLT—Primary Master Latency Timer Register (PCI-PCI—D30:F0)  11.1.8 HEADTYP—Header Type Register (PCI-PCI—D30:F0)  11.1.9 BNUM—Bus Number Register (PCI-PCI—D30:F0)	423 424 424 425 427 427 428 428
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)  11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)  11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)  11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)  11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)  11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)  11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)  11.1.7 PMLT—Primary Master Latency Timer Register (PCI-PCI—D30:F0)  11.1.8 HEADTYP—Header Type Register (PCI-PCI—D30:F0)  11.1.9 BNUM—Bus Number Register (PCI-PCI—D30:F0)	423 424 424 425 427 427 428 428
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)  11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)  11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)  11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)  11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)  11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)  11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)  11.1.7 PMLT—Primary Master Latency Timer Register (PCI-PCI—D30:F0)  11.1.8 HEADTYP—Header Type Register (PCI-PCI—D30:F0)  11.1.9 BNUM—Bus Number Register (PCI-PCI—D30:F0)	423 424 424 425 427 427 428 428
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)	423 424 424 425 427 428 428 429
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)	423 424 424 425 427 428 428 429
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)	423 424 424 425 427 428 428 429
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)	423424424425427428428429429
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)	423424424425427428428429429
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)	423 424 424 425 427 428 428 429 431
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)  11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)  11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)  11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)  11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)  11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)  11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)  11.1.7 PMLT—Primary Master Latency Timer Register (PCI-PCI—D30:F0)  11.1.8 HEADTYP—Header Type Register (PCI-PCI—D30:F0)  11.1.9 BNUM—Bus Number Register (PCI-PCI—D30:F0)  11.1.10SMLT—Secondary Master Latency Timer Register (PCI-PCI—D30:F0)  11.1.11IOBASE_LIMIT—I/O Base and Limit Register (PCI-PCI—D30:F0)  11.1.12SECSTS—Secondary Status Register (PCI-PCI—D30:F0)  11.1.13MEMBASE_LIMIT—Memory Base and Limit Register (PCI-PCI—D30:F0)  11.1.14PREF_MEM_BASE_LIMIT—Prefetchable Memory Base and Limit Register (PCI-PCI—D30:F0)	423 424 424 425 427 428 428 429 431
11	PCI-to-PCI Bridge Registers (D30:F0)  11.1 PCI Configuration Registers (D30:F0)	423 424 424 427 427 428 428 429 431



	11.1.16	PMLU32—Prefetchable Memory Limit Upper 32 Bits	422
	11 1 17	Register (PCI-PCI—D30:F0)	432
	11.1.1/ 11 1 10	INTR—Interrupt Information Register (PCI-PCI—D30:F0)INTR—Interrupt Information Register (PCI-PCI—D30:F0)	43Z
	11.1.10	BCTRL—Bridge Control Register (PCI-PCI—D30:F0)	432
	11.1.20	SPDH—Secondary PCI Device Hiding Register	
		(PCI-PCI—D30:FÓ)	435
	11.1.21	DTC—Delayed Transaction Control Register	
		(PCI-PCI Delayed Transaction Control Register (PCI-PCI—D30:F0)	435
	11.1.22	BPS—Bridge Proprietary Status Register	40-
	11 1 22	(PCI-PCI—D30:F0)	43/
	11.1.23	(PCI-PCI—D30:F0)  BPC—Bridge Proprietary Status Register (PCI-PCI—D30:F0)  PCI-PCI—D30:F0)  SVCAP—Subsystem Vendor Capability Register	130
	11 1 24	SVCAP—Subsystem Vendor Canability Register	450
	11.1.27	(PCI-PCI—D30:F0)	439
	11.1.25	SVID—Subsystem Vendor IDs Register (PCI-PCI—D30:F0)	439
12		Configuration Registers	
12	12.1 Gigabit	LAN Configuration Pogistors	441
	(Gigabit	LAN Configuration Registers : LAN—D25:F0)	441
	12.1.1	VID—Vendor Identification Register	
		(GIGADIT LAN-D25:FU)	442
	12.1.2	DID—Device Identification Register	
		(Gigabit LAN—D25:F0)	442
	12.1.3	PCICMD—PCI Command Register	440
	12.1.4	(Gigabit LAN—D25:F0)	443
	12.1.4	PCISTS—PCI Status Régister (Gigabit LAN—D25:F0)RID—Revision Identification Register	111
	12 1 5	RID—Revision Identification Register	444
	12,11,5	(Gigabit LAN—D25:F0)	445
	12.1.6	CC Class Cada Dasistan	
		(Gigabit LAN—D25:F0)	445
	12.1.7	CLS—Cache Line Size Register	
	12.1.0	CLS—Cache Line Size Register (Gigabit LAN—D25:F0)	445
	12.1.8	PLT—Primary Latency Timer Register (Gigabit LAN—D25:F0)	115
	12 1 9	HT_Header Type Register	
	12,11,5	(Gigabit LAN—D25:F0)	445
	12.1.10	MRADA Mamony Raco Addrose Rogistor A	
		(Gigabit LAN D25:F0)	446
	12.1.11	MBARB—Memory Base Address Register B	446
	12 1 12	(Gigabit LAN—D25:F0)	446
	12.1.12	(Gigabit LAN—D25:F0)	447
	12.1.13	SVID—Subsystem Vandor ID Register	
		(Gigabit LAN—D25:F0)	447
	12.1.14		
	40445	(Gigabit LAN—D25:F0)	447
	12.1.15	ÈRBA—Expansion ROM Base Address Register	447
	12 1 16	(Gigabit LAN—D25:F0)	447
	12.1.10	(Gigabit LAN—D25:F0)	448
	12.1.17	INTR—Interrupt Information Register	
		(Gigabit LAN—D25:F0)	448
	12.1.18	MLMG—Maximum Latency/Minimum Grant Register	
	40.4.40	(Gigabit LAN—D25:F0)	448
	12.1.19	CLIST 1—Capabilities List Register 1	440
	12 1 20	(Gigabit LAN—D25:F0)PMC—PCI Power Management Capabilities Register	448
	12.1.20	(Gigabit LAN—D25:F0)	449
	12.1.21	PMCS—PCI Power Management Control and Status	
		Register (Gigabit LAN-D25:F0)	450
		DR—Data Register	
	40.4.00	(Gigabit LAN—D25:F0)	451
	12.1.23	CLIST 2—Capabilities List Register 2 (Gigabit LAN—D25:F0)	<i>1</i> E 1
		(Gigabit Laiv—D23.FU)	451



	12.1.24MCTL—Message Control Register	
	(Gigabit LAN—D25:F0)	451
	12.1.25MADDL—Message Address Low Register (Gigabit LANL—D25:FO)	452
	(Gigabit LAN—D25:F0)  12.1.26MADDL—Message Address Low Register  12.1.26MADDH—Message Address High Register	432
	(Gluadit LAN-D25:FU)	452
	12 1 27MDAT Massaga Data Bagistor	
	(Gigabit LAN—D25:F0)  12.1.28FLRCAP—Function Level Reset Capability	452
	12.1.28FLRCAP—Function Level Reset Capability	453
	(Gigabit LAN D25:F0)  12.1.29FLRCLV—Function Level Reset Capability Length and Version	452
	(Gigabit I AN—D25:F0)	453
	(Gigabit LAN—D25:F0)	453
13	LPC Interface Bridge Registers (D31:F0)	
13	13.1 PCI Configuration Registers (LPC 1/F—D31-F0)	455 455
	13.1 PCI Configuration Registers (LPC I/F—D31:F0) 13.1.1 VID—Vendor Identification Register (LPC I/F—D31:F0) 13.1.2 DID—Device Identification Register (LPC I/F—D31:F0)	456
	13.1.2 DID—Device Identification Register (LPC I/F—D31:F0)	456
	13.1.3 PCICMD—PCI COMMAND Register (LPC I/F—D31:F0) 13.1.4 PCISTS—PCI Status Register (LPC I/F—D31:F0)	457
	13.1.4 PCISTS—PCI Status Register (LPC I/F—D31:F0)	457
	13.1.5 RID—Revision Identification Register (LPC I/F—D31:F0)	458
	13.1.6 PI—Programming Interface Register (LPC I/F—D31:F0)	458
	13.1.7 SCC—Sub Class Code Register (LPC I/F—D31:F0)	459 450
	13.1.8 BCC—Base Class Code Register (LPC I/F—D31:F0)	459 459
	13.1.10 HEADTYP—Header Type Register (LPC I/F—D31:F0) 13.1.11 SS—Sub System Identifiers Register (LPC I/F—D31:F0) 13.1.12 PMBASE—ACPI Base Address Register (LPC I/F—D31:F0)	459
	13.1.11SS—Sub System Identifiers Register (LPC I/F—D31:F0)	460
	13.1.12PMBASE—ÁCPI Base Address Register (LPC I/F—D31:F0)	460
	13.1.13ACPI_CNTL—ACPI Control Register (LPC I/F—D31:F0)	461
	13.1.14GPIOBASE—GPIO Base Address Register (LPC I/F—D31:F0)	461
	13.1.15GC—GPIO Control Register (LPC I/F—D31:F0)	462
	13.1.10FIRQ[II]_ROUT — IRQ[A,B,C,D] Routing Control Register (IPC I/F—D31·F0)	463
	(LPC I/F—D31:F0)	
	(LPC I/F—D31:F0)  13.1.18PIRQ[n]_ROUT—PIRQ[E,F,G,H] Routing Control Register	464
	13.1.18PIRQ[n]_ROUT—PIRQ[E,F,G,H] Routing Control Register	
	(LPC I/F—D31:F0)	465
	13.1.19LPC_IBDF—IOXAPIC Bus:Device:Function	465
	(LPC I/F—D31:F0)	465
	13.1.20 LPC_HIBDF = HPET IT Bus: Device: Function (LPC I/F—D31:F0)	466
	13.1.21 LPC I/O DEC—I/O Decode Ranges Register	
	(LPC 1/r=D31.ru)	40/
	13.1.22 LPC_EN—LPC I/F Enables Register (LPC I/F—D31:F0)	468
	13.1.23GEN1_DEC—LPC I/F Generic Decode Range 1 Register	460
	(LPC I/F—D31:F0)	469
	(LPC I/F—D31:F0)	460
	13.1.25GEN3 DEC—LPC I/F Generic Decode Range 3 Register	
	(LPC I/F—D31:F0)	470
	(LPC I/F—D31:F0)	
	(LPC I/F—D31:F0)	470
	13.1.2/ULKMC—USB Legacy Keyboard / Mouse Control	471
	(LPC I/F—D31:F0)	4/1
	(LPC I/F—D31:F0)	472
	13.1.29 FWH SEL1—Firmware Hub Select 1 Register	172
	(LPC I/F—D31:F0)	473
	(LPC I/F—D31:F0)	
	(LPC I/F—D31:F0)	474
	13.1.31FWH_DEC_EN1—FIRMWARE HUD DECODE ENABLE  Pogistor (LPC 1/F D21.FO)	175
	Register (LPC I/F—D31:F0)	4/3
	(LPC I/F—D31:F0)	477
	13.1.33FDCAP—Feature Detection Capability ID	
	(LPC I/F—D31:F0)	478



	13.1.34FDLEN—Feature Detection Capability Length	470
	(LPC I/F—D31:F0)	4/8
	13.1.35FDVER—Feature Detection Version (LPC I/F—D31:F0)	478
	13 1 36 FDVCT—Feature Vector	
	(LPC I/F—D31:F0)	479
	13 1 37RCBA—Root Complex Base Address Register	
	(LPC I/F—D31:F0)	479
13.2	DMA I/O Registers	480
	13.2.1 DMABASE_CA—DMA Base and Current Address Registers	482
	13.2.2 DMABASE_CC—DMA Base and Current Count Registers	402
	13.2.4 DMACMD—DMA Command Register	483
	13.2.5 DMASTA—DMA Status Register	484
	13.2.6 DMA WRSMSK—DMA Write Single Mask Register	484
	13.2.7 DMACH_MODE—DMA Channel Mode Register	485
	13.2.8 DMA Clear Byte Pointer Register	486
	13.2.9 DMA Master Clear Register	486
	13.2.10 DMA_CLMSK—DMA Clear Mask Register	400
13.3	Timer I/O Registers	487
13.3	Timer I/O Registers	488
	13.3.2 SBYTE FMT—Interval Timer Status Byte Format Register	490
	13.3.3 Counter Access Ports Register	491
13.4	8259 Interrupt Controller (PIC) Registers	491
	13.4.1 Interrupt Controller I/Ó MAP	491
	13.4.2 ICW1—Initialization Command Word 1 Register	492
	12 4 4 ICW2 Mactor Controller Initialization Command	
	Word 3 Register	493
	Word 3 Register	
	Word 3 Redister	494
	13.4.6 ICW4—Initialization Command Word 4 Register	494
	Register	405
	13.4.8 OCW2—Operational Control Word 2 Register	495
	13.4.9 OCW3—Operational Control Word 3 Register	496
	13.4.10 ELCR1—Master Controller Edge/Level Triggered Register	497
	13.4.11 ELCR2—Slave Controller Edge/Level Triggered Register	498
13.5	Advanced Programmable Interrupt Controller (APIC)	499
	13.5.1 APIC Register Map	499
	13.5.2 IND—Index Register	500
	13.5.4 EOIR—EOI Register	500
	13.5.5 ID—Identification Register	501
	13.5.6 VER—Version Register	501
	13.5.7 REDIR_TBL—Redirection Table	502
13.6	Real Time Clock Registers	504
	13.6.1 I/O Register Address Map	504
	13.6.2.1 RTC_REGA—Register A	506
	13.6.2.2 RTC_REGB—Register B (General Configuration)	507
	13.6.2.3 RTC_REGC—Register C (Flag Register)	508
	13.6.2.4 RTC REGD—Register D (Flag Register)	508
13.7	Processor Interface Registers	509
	13.7.1 NMI_SC—NMI Status and Control Register	509
	13.7.2 NMI_EN—NMI Enable (and Real Time Clock Index)	510
	Register	510
	13.7.4 COPROC ERR—Coprocessor Error Register	510
	13.7.5 RST CNT—Reset Control Register	511
13.8	Power Management Registers (PM—D31:F0)	512
	13.8.1 Power Management PCI Configuration Registers	E42
	(PM—D31:F0)	212
	(PM—D31:F0)	513



		13.8.1.2 GEN_PMCON_2—General PM Configuration 2 Register	
		13.8.1.2 GEN_FMCON_2—General FM Configuration 2 Register (PM—D31:F0)  13.8.1.3 GEN_PMCON_3—General PM Configuration 3 Register (PM—D31:F0)  13.8.1.4 GEN_PMCON_LOCK- General Power Management Configuration	514
		(PM—D31:F0)	515
		13.8.1.4 GEN_PMCON_LOCK- General Power Management Configuration	
		Lock Register	518 518
		13.8.1.6 BM BREAK EN Register (PM—D31:F0)	519
		13.8.1.6 BM_BREAK_EN Register (PM—D31:F0)	519
		13.8.1.8 GPIO_ROUT—GPIO Routing Control Register (PM—D31:F0)	
		13.8.2 APM I/O Decode	520
		13.8.2.1 APM CNT—Advanced Power Management Control Port Register	520
		13.8.2.2 APM_STS—Advanced Power Management Status Port Register	521 521
		13.8.3 Power Management I/O Registers	522
		13 8 3 2 PM1 FN—Power Management 1 Fnable Register	574
		13.8.3.3 PM1_CN1—Power Management 1 Control	525 526
		13.8.3.3 PM1_CNT—Power Management 1 Control	526
		13.8.3.6 GPEU STS—General Purpose Event U Status Redister	コノノ
		13.8.3.7 GPEO_EN—General Purpose Event 0 Enables Register	531
		13.8.3.1 SMI_STS—SMI Status Register	533
		13.8.3.10ALT_GP_SMI_EN—Alternate GPI SMI Enable Register	535
		13.8.3.11ALI_GP_SMI_STS—Alternate GPI SMI Status Register	536 536
		13.8.3.13GPE_CNTL—General Purpose Control Register	537
		13.8.3.14DEVACT_STS—Device Activity Status Register	537
	13.9	System Management TCO Registers	539
		System Management TCO Registers	539
		13.9.2 TCO_DAT_IN—TCO Data In Register	540
		13 9 4 11 ()1 SIS—II ()1 Statils Redister	5411
		13.9.5 TCO2_STS—TCO2 Status Register	542
		13.9.6 TCO1_CNT—TCO1 Control Register	543 544
		13 9 8 1( () MFSSAGF1 and 1( () MFSSAGF2 Redisters	544
		13.9.9 TCO_WDCNT—TCO Watchdog Control Register	545
		13.9.11TCO TMR—TCO Timer Initial Value Register	545 545
	13.10	General Purpose I/O Registers	546
		13.10.1GPIO_USE_SEL—GPIO Use Select Register	547
		13.10.3GP LVL—GPIO Level for Input or Output Register	547 548
		13.10.2GP_IO_SEL—GPIO Input/Output Select Register	548
		13.10.5GP_SER_BLINK—GP Serial Blink	549
		13.10.7GP SB DATA—GP Serial Blink Data	550
		13.10.8GPI NMI EN—GPI NMI Enable	550
		13.10.9GPI_NMI_STS—GPI NMI Status	550 551
		13.10.11GPIO USE SEL2—GPIO Use Select 2 Register	551
		13.10.12GP_IO_SEL2—GPIO Input/Output Select 2 Register	552
		13.10.13GP_LVL2—GPIO Level for Input or Output 2 Register	552 553
		13.10.15GP_IO_SEL3—GPIO Input/Output Select 3 Register	554
		13.10.16GP LVL3—GPIO Level for Input or Output 3 Register	554
		13.10.17GP_RST_SEL1—GPIO Reset Select	555 555
		13.10.19GP_RST_SEL3—GPIO Reset Select	556
14	SATA	Controller Registers (D31:F2)	557
	14.1	PCI Configuration Registers (SATA-D31:F2)	557
		14.1.1 VID—Vendor Identification Register (SATA—D31:F2)	559
		17.1.2 DID Device Identification Register (SATA-D31.12)	JJJ



14.1.3 PCICMD—PCI Command Register (SATA–D31:F2)	559
14.1.4 PCISTS—PCI Status Register (SATA-D31:F2)	560
14.1.5 RID—Revision Identification Register (SATA—D31:F2)	561
14.1.6 PI—Programming Interface Register (SATA-D31:F2)	561
14.1.6.1 When Sub Class Code Register (D31:F2:Offset 0Ah) = 01h	561
14.1.6.2 When Sub Class Code Register (D31:F2:Offset 0Ah) = 04h	562
14.1.6.3 When Sub Class Code Register (D31:F2:Offset 0Ah) = 06h	562
14.1.7 SCC—Sub Class Code Register (SATA-D31:F2)	562
14 1 8 BCC—Base Class Code Register	
(SATA-D31·F2SATA-D31·F2)	563
1/1 1 U DMI I — Drimary Macter Latency Limer Pedicter	
(SATA-D31:F2)	563
14 1 10HIYPE—Header Lyne	
(SATA-D31:F2)	563
14 1 11 PCMD BAR—Primary Command Block Base Address	505
Register (SATA-D31:F2)  14.1.12 PCNL_BAR—Primary Control Block Base Address Register	563
14 1 12 DCNI RAP—Primary Control Block Base Address Pegister	505
14.1.12FCNL_DAK_FITHALY CONTROL Block base Address Register	E61
14.1.1.2.CMD_RAD_Corondom/Command_Block_Base_Address	JU <del>4</del>
(SATA-D31:F2)	E C 1
Redister (IDE D31.F1)	30 <del>4</del>
14.1.145CNL_BAK—Secondary Control Block Base Address	F C 4
Register (IDE D31:F1)	564
14.1.14SCNL_BAR—Secondary Control Block Base Address Register (IDE D31:F1) 14.1.15BAR—Legacy Bus Master Base Address Register (SATA-D31:F2)	
(SATA-D31:F2)	565
14.1.16 ABAR/SIDPBA1—AHCI Base Address Register/Serial ATA	
(SATA-D31:F2)	565
14.1.16.1When SCC is not 01h	565
14.1.16.2When SCC is 01h	566
14.1.16.2When SCC is 01h	
(SATA-D31:F2)	566
14.1.18SID—Subsystem Identification Register (SATA-D31:F2)	566
14.1.19CAP—Capabilities Pointer Register (SATA-D31:F2)	566
14.1.19CAP—Capabilities Pointer Register (SATA-D31:F2)	567
14.1.21INT PN—Interrupt Pin Register (SATA-D31:F2)	567
14.1.22IDE_TIM—IDE Timing Register (SATA-D31:F2)	567
14.1.23PID—PCI Power Management Capability Identification Register (SATA-D31:F2)  14.1.24PC—PCI Power Management Capabilities Register (SATA-D31:F2)  14.1.25PMCS—PCI Power Management Control and Status Register (SATA-D31:F2)  14.1.26MSICI—Message Signaled Interrupt Capability Identification (SATA-D31:F2)	567
14.1.24PC—PCI Power Management Capabilities Register	
(SATA-D31:F2)	568
14 1 25 PMCS—PCT Power Management Control and Status	500
Register (SATA-D31:F2)	569
14.1.26MSICI—Message Signaled Interrupt Canability Identification (SATA-D31:F2)	570
14.1.27 MSIMC—Message Signaled Interrupt Message Control (SATA-D31:F2)	570
14.1.27 MSIMA — Massage Signaled Interrupt Massage Control (SATA D31.2)	570
14.1.28 MSIMA— Message Signaled Interrupt Message Address (SATA-D31:F2) 14.1.29 MSIMD—Message Signaled Interrupt Message Data (SATA-D31:F2)	572
14.1.29 MolPuddroce Man Pogietor (SATA-D21.1.2)	572
14.1.30 MAP—Address Map Register (SATA-D31:F2)	57/
14.1.31FC3—FOIL COILLO AIR STALLS REGISTER (SATA—D31.FZ)	576
14.1.32 SCLKCG—SATA Clock Gating Control Register	5/0
14.1.335CLRIGC—SATA Clock General Configuration Register	2//
14.1.34 SIRI—SATA Indexed Registers Index	5//
14.1.35FLRCID—FLR Capability ID (SATA-D31:F2)	5/8
14.1.36FLRCLV—FLR Capability Length and Version (SATA-D31:F2)	5/8
14.1.37FLRC—FLR Control (SATA-D31:F2)	5/9
14.1.38ATC—APM Trapping Control Register (SATA-D31:F2)	5/9
14.1.39ATS—APM Trapping Status Register (SATA-D31:F2)	580
14.1.40SP Scratch Pad Register (SATA-D31:F2)	580
14.1.41 BFCS—BIST FIS Control/Status Register (SATA-D31:F2)	581
14.1.42BFTD1—BIST FIS Transmit Data1 Register (SATA-D31:F2)	583
14.1.43BFTD2—BIST FIS Transmit Data2 Register (SATA-D31:F2)	583
Bus Master IDE I/O Registers (D31:F2)	584
Bus Master IDE I/O Registers (D31:F2)	585
14.2.2 BMIS[P,S]—Bus Master IDE Status Register (D31:F2)	586
14 2 3 RMIDLP S1—Bus Master IDE Descriptor Table Pointer	
Register (D31:F2)  14.2.4 AIR—AHCI Index Register (D31:F2)	587
14.2.4 AIŘ—AHĊI Index Register (D31:F2)	587
14.2.5 AIDR—AHCI Index Data Register (D31:F2)	Ē07
	20/
Serial ATA Index/Data Pair Superset Registers	588

14.2

14.3



		14.3.1	SINDX—Serial ATA Index (D31:F2)	588
		14.3.2	SDATA—Serial ATA Data (D31:F2)	589
			14.3.2.1 PxSSTS—Serial ATA Status Register (D31:F2)	589
			14.3.2.2 PXSCIL—Serial ATA Control Register (D31:F2)	590
			14 3 2 3 PxSFRR—Serial ATA Frror Register (D31·F2)	591
	14.4	AHCI R	Registers (D31:F2)	592
		14.4.1	Registers (D31:F2)	593
			14.4.1.1 CAP—Host Capabilities Register (D31:F2)	594
			14.4.1.2 GHC—Global PCH Control Register (D31:F2)	596
			14.4.1.3 IS—Interrupt Status Register (D31:F2)	597
			14 4 1 4 PI—Ports Implemented Register (D31:F2)	598
			14.4.1.5 VS_AHCI Version (D31:F2)	500
			14.4.1.6 CCC CTI Command Completion Coalescing Central	555
			Posicion (D31-F3)	EOC
			14.4.1.4 PI—Ports Implemented Register (D31:F2) 14.4.1.5 VS—AHCI Version (D31:F2) 14.4.1.6 CCC_CTL—Command Completion Coalescing Control Register (D31:F2) 14.4.1.7 CCC_Ports—Command Completion Coalescing Ports	595
			14.4.1.7 CCC_PORTS—Command Completion Coalescing Ports	
			Register (D31:F2)	סטנ
			14.4.1.8 EM_LOC—Enclosure Management Location Register (D31:F2)	600
			14.4.1.9 EM_CTRL—Enclosure Management Control Register (D31:F2)	601
			14.4.1.10VS—AHCI Version (D31:F2)	602
			14.4.1.11VSP—Vendor Specific (D31:F2)	602
			14.4.1.12Intel <sup>®</sup> RST Feature Capabilities	603
		14.4.2	Port Registers (D31:F2)	604
			14.4.2.1 PxCLB—Port [5:0] Command List Base Address Register	
			(D31·F2)	608
			14 4 2 2 PyCl BII—Port [5:0] Command List Base Address Unner	
			32-Bits Register (D31:F2)	608
			14.4.2.3 PxFB—Port [5:0] FIS Base Address Register (D31:F2)	609
			14 4 7 4 PXFBII—Port 15'()) FIS Base Address Unner 37-Bits	
			Register (D31:F2)	600
			14.4.2.5 DvIC—Dort [5:0] Interrupt Status Degister (D31:52)	610
			14.4.2.6 PxIE—Port [5:0] Interrupt Enable Register (D31:F2)	611
			14.4.2.7 PxCMD—Port [5:0] Command Register (D31:F2)	613
			14.4.2.0 PVTFD Port [5:0] Collition Register (D31:F2)	013
			14.4.2.8 PxTFD—Port [5:0] Task File Data Register (D31:F2)	010
			14.4.2.9 PXSIG—PORT [5:0] Signature Register (D31:F2)	616
			14.4.2.10PxSSTS—Port [5:0] Serial ATA Status Register (D31:F2)	61/
			14.4.2.11PxSC1L—Port [5:0] Serial ATA Control Register (D31:F2)	618
			14.4.2.12PxSERR—Port [5:0] Serial ATA Error Register (D31:F2)	619
			14.4.2.13PxSACT—Port [5:0] Serial ATA Active (D31:F2)	620
			14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621
1 =	CATA	Contro	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621
15	SATA	Contro	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621
15	<b>SATA</b> 15.1	Contro	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621
15	<b>SATA</b> 15.1	Contro PCI Co 15.1.1	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621
15	<b>SATA</b> 15.1	Contro PCI Co 15.1.1 15.1.2	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621
15	<b>SATA</b> 15.1	Contro PCI Co 15.1.1 15.1.2 15.1.3	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621 623 624 624
15	<b>SATA</b> 15.1	17.1.4	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621 623 624 624
15	<b>SATA</b> 15.1	17.1.4	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621 623 624 624
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621 623 624 624 625 626
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621 623 624 624 625 626
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)	621 623 624 624 625 626
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diler Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)	623 623 624 624 625 626 627
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diler Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)	623 623 624 624 625 626 627
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diler Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)	623 623 624 624 625 626 627
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diler Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)	623 623 624 624 625 626 627
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diler Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA-D31:F5)  PCISTS—PCI Status Register (SATA-D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA-D31:F5)  SCC—Sub Class Code Register (SATA-D31:F5)  BCC—Base Class Code Register (SATA-D31:F5)  BCATA-D31:F5SATA-D31:F5)	621623624625626627628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA-D31:F5)  PCISTS—PCI Status Register (SATA-D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA-D31:F5)  BCC—Base Class Code Register (SATA-D31:F5)  PMLT—Primary Master Latency Timer Register (SATA-D31:F5)  OPCMD_BAR—Primary Command Block Base Address  Register (SATA-D31:F5)	621623624625626627628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  OPCMD_BAR—Primary Command Block Base Address Register (SATA—D31:F5)	621 623 624 624 625 626 627 627
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  OPCMD_BAR—Primary Command Block Base Address Register (SATA—D31:F5)	621 623 624 624 625 626 627 627
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diler Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  PMLT—Primary Command Block Base Address Register (SATA—D31:F5)  1 PCNL_BAR—Primary Control Block Base Address Register (SATA—D31:F5)  2 SCMD BAR—Secondary Command Block Base Address	621 623 624 625 626 627 627 627 628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.10 15.1.11	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diler Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  SCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  1 PCNL_BAR—Primary Command Block Base Address Register (SATA—D31:F5)  2 SCMD_BAR—Secondary Command Block Base Address  Register (IDF D31:F1)	621 623 624 625 626 627 627 627 628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.10 15.1.11	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  OPCMD_BAR—Primary Command Block Base Address Register (SATA—D31:F5)  1 PCNL_BAR—Primary Control Block Base Address Register (SATA—D31:F1)  2 SCMD_BAR—Secondary Command Block Base Address Register (IDE D31:F1)	621623624625626627628628628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.10 15.1.11	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  OPCMD_BAR—Primary Command Block Base Address Register (SATA—D31:F5)  1 PCNL_BAR—Primary Control Block Base Address Register (SATA—D31:F1)  2 SCMD_BAR—Secondary Command Block Base Address Register (IDE D31:F1)	621623624625626627628628628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.10 15.1.11	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  PMLT—Primary Command Block Base Address Register (SATA—D31:F5)  1 PCNL—BAR—Primary Command Block Base Address Register (SATA—D31:F5)  2 SCMD_BAR—Secondary Command Block Base Address Register (IDE D31:F1)  3 SCNL_BAR—Secondary Control Block Base Address Register (IDE D31:F1)	621623624625626627627628628628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.10 15.1.11	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  PMLT—Primary Command Block Base Address Register (SATA—D31:F5)  1 PCNL—BAR—Primary Command Block Base Address Register (SATA—D31:F5)  2 SCMD_BAR—Secondary Command Block Base Address Register (IDE D31:F1)  3 SCNL_BAR—Secondary Control Block Base Address Register (IDE D31:F1)	621623624625626627627628628628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.10 15.1.11	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  OPCMD_BAR—Primary Command Block Base Address Register (SATA—D31:F5)  1 PCNL_BAR—Primary Control Block Base Address Register (SATA—D31:F5)  2 SCMD_BAR—Secondary Command Block Base Address Register (IDE D31:F1)  3 SCNL_BAR—Secondary Control Block Base Address Register (IDE D31:F1)  4 BAR—Legacy Bus Master Base Address Register (SATA—D31:F5)  5 SIDPBA—SATA Index/Data Pair Base Address Register	621 623 624 625 626 627 627 628 628 628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.12 15.1.13 15.1.13 15.1.13	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (Base Address Register (IDE D31:F1)  BCC—Base Class Code Register (Base Address Register (IDE D31:F1)  BCC—Base Class Code Register (Base Address Register (IDE D31:F1)  BCC—Base Class Code Register (Base Address Register (SATA—D31:F5)  BCC—Base Class Code Register (Base Address Register (SATA—D31:F5)	621 623 624 625 626 627 627 628 628 628
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.12 15.1.13 15.1.13 15.1.13	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  biler Registers (D31:F5)  nfiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA-D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (SATA—D31:F5)  PMLT—Primary Master Latency Timer Register (SATA—D31:F5)  PMLT—Primary Command Block Base Address Register (SATA—D31:F5)  1 PCNL_BAR—Primary Control Block Base Address Register (SATA—D31:F5)  2 SCMD_BAR—Secondary Command Block Base Address Register (IDE D31:F1)  3 SCNL_BAR—Secondary Control Block Base Address Register (IDE D31:F1)  4 BAR—Legacy Bus Master Base Address Register (SATA—D31:F5)  5 SIDPBA—SATA Index/Data Pair Base Address Register (SATA—D31:F5)  6 SVID—Subsystem Vendor Identification Register	621 623 624 625 626 627 627 628 628 628 630
15	<b>SATA</b> 15.1	15.1.4 15.1.5 15.1.6 15.1.7 15.1.8 15.1.9 15.1.12 15.1.13 15.1.13 15.1.13	14.4.2.14PxCI—Port [5:0] Command Issue Register (D31:F2)  Diller Registers (D31:F5)  Infiguration Registers (SATA-D31:F5)  VID—Vendor Identification Register (SATA—D31:F5)  DID—Device Identification Register (SATA—D31:F5)  PCICMD—PCI Command Register (SATA—D31:F5)  PCISTS—PCI Status Register (SATA—D31:F5)  RID—Revision Identification Register (SATA—D31:F5)  PI—Programming Interface Register (SATA—D31:F5)  SCC—Sub Class Code Register (SATA—D31:F5)  BCC—Base Class Code Register (Base Address Register (IDE D31:F1)  BCC—Base Class Code Register (Base Address Register (IDE D31:F1)  BCC—Base Class Code Register (Base Address Register (IDE D31:F1)  BCC—Base Class Code Register (Base Address Register (SATA—D31:F5)  BCC—Base Class Code Register (Base Address Register (SATA—D31:F5)	621 623 624 625 626 627 627 628 628 628 630



		15.1.17SID—Subsystem Identification Register (SATA–D31:F5)	631
		15.1.18CAP—Capabilities Pointer Register (SATA-D31:F5)	631
		15.1.19INT_LN—Interrupt Line Register (SATA-D31:F5)	631
		15.1.20 INT_PN—Interrupt Pin Register (SATA-D31:F5)	631
		15.1.21IDE_TIM—IDE Timing Register (SATA-D31:F5)	632
		15.1.22PID—PCI Power Management Capability Identification	
		Register (SATA-D31:F5)	632
		Register (SATA-D31:F5)	
		(SATA-D31:F5)	632
		15.1.24PMCS—PCI Power Management Control and Status	
		Register (SATA-D31:F5)  15.1.25MAP—Address Map Register (SATA-D31:F5)  15.1.26PCS—Port Control and Status Register (SATA-D31:F5)  15.1.27SATACR0— SATA Capability Register 0 (SATA-D31:F5)  15.1.28SATACR1— SATA Capability Register 1 (SATA-D31:F5)	633
		15.1.25MAP—Address Map Register (SATA-D31:F5)	634
		15.1.26 PCS—Port Control and Status Register (SATA-D31:F5)	635
		15.1.27SATACR0— SATA Capability Register 0 (SATA-D31:F5)	636
		15.1.28SATACR1— SATA Capability Register 1 (SATA-D31:F5)	636
		15.1.29FLRCID— FLR Capability ID (SATA-D31:F5)	636
		15.1.30FLRCLV— FLR Capability Length and Value (SATA-D31:F5)	637
		15.1.31FLRCTRL— FLR Control (SATA-D31:F5)	637
		15.1.31 FLRCTRL— FLR Control (SATA-D31:F5)	638
		15.1.33ATC—APM Trapping Control (SATA–D31:F5)  15.1.33ATC—APM Trapping Control (SATA–D31:F5)  Bus Master IDE I/O Registers (D31:F5)  15.2.1 BMIC[P,S]—Bus Master IDE Command Register (D31:F5)	638
	15.2	Bus Master IDE I/O Registers (D31:F5)	639
		15.2.1 BMIC[P,S]—Bus Master IDE Command Register (D31:F5)	640
		15.2.2 BMISP,SI—Bus Master IDE Status Register (D31:F5)	641
		15 2 3 BMIDIP SI—Bus Master IDE Descriptor Table Pointer	
		Register (D31:F5)	641
	15.3	Serial ATA Index/Data Pair Superset Registers	642
		15.3.1 SINDX—SATA Index Register (D31:F5)	642
		15 3 2 SDATA—SATA Index Data Register (D31·F5)	642
		15.3.2.1 PxSSTS—Serial ATA Status Register (D31:F5)	643
		15.3.2.2 PxSCTL—Serial ATA Control Register (D31:F5)	644
		15.3.2.1 PxSSTS—Serial ATA Status Register (D31:F5) 15.3.2.2 PxSCTL—Serial ATA Control Register (D31:F5) 15.3.2.3 PxSERR—Serial ATA Error Register (D31:F5)	645
16	FLICE	Controller Registers (D29:F0, D26:F0)	
10			047
	16.1	USB EHCI Configuration Registers (USB EHCI—D29:F0, D26:F0)	647
		(USB EHCI—DZ9:FU) DZ6:FU)	647
		16.1.1 VID—Vendor Identification Register (USB EHCI—D29:F0, D26:F0)	640
		(USD ERICI—DZ9:FU)	048
		16.1.2 DID—Device Identification Régister (USB EHCI—D29:F0, D26:F0)	640
		16.1.3 PCICMD—PCI Command Register	040
		(USB EHCI—D29:F0, D26:F0)	640
		(USD ERCI — DZ9.FU, DZ0.FU)	049
		16.1.4 PCISTS—PCI Status Register (USB EHCI—D29:F0, D26:F0)	650
		(USD ERCI—DZ9.FU), DZ0.FU)	650
		16.1.5 ŘID—Revision Identification Řegister (USB EHCI—D29:F0, D26:F0)	C E 1
		(USD ERICI—D29:FU, D20:FU)	021
		16.1.6 PI—Programming Interface Régister (USB EHCI—D29:F0, D26:F0)	C E 1
		16.1.7 SCC—Sub Class Code Register	021
		16.1.7 SCC—Sub Class Code Register	C E 1
		(LICE FLICT DOOLED DOCLED)	
		(USB EHCI—D29:F0, D26:F0)	051
		16.1.8 BCC—Base Class Code Register	
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651 652
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)  16.1.9 PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)  16.1.10HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)	651 652
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651 652 652
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651 652 652
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651 652 652 652
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651 652 652 652
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651 652 652 653
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651 652 652 653
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)  16.1.9 PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)  16.1.10 HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)  16.1.11 MEM_BASE—Memory Base Address Register (USB EHCI—D29:F0, D26:F0)  16.1.12 SVID—USB EHCI Subsystem Vendor ID Register (USB EHCI—D29:F0, D26:F0)  16.1.13 SID—USB EHCI Subsystem ID Register (USB EHCI—D29:F0, D26:F0)  16.1.14 CAP_PTR—Capabilities Pointer Register	651 652 652 653 653
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)  16.1.9 PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)  16.1.10 HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)  16.1.11 MEM_BASE—Memory Base Address Register (USB EHCI—D29:F0, D26:F0)  16.1.12 SVID—USB EHCI Subsystem Vendor ID Register (USB EHCI—D29:F0, D26:F0)  16.1.13 SID—USB EHCI Subsystem ID Register (USB EHCI—D29:F0, D26:F0)  16.1.14 CAP_PTR—Capabilities Pointer Register (USB EHCI—D29:F0, D26:F0)	651 652 652 653 653
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	651 652 652 653 653
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)  16.1.9 PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)  16.1.10 HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)  16.1.11 MEM_BASE—Memory Base Address Register (USB EHCI—D29:F0, D26:F0)  16.1.12 SVID—USB EHCI Subsystem Vendor ID Register (USB EHCI—D29:F0, D26:F0)  16.1.13 SID—USB EHCI Subsystem ID Register (USB EHCI—D29:F0, D26:F0)  16.1.14 CAP_PTR—Capabilities Pointer Register (USB EHCI—D29:F0, D26:F0)  16.1.15 INT_LN—Interrupt Line Register (USB EHCI—D29:F0, D26:F0)	651 652 652 653 653
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)  16.1.9 PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)  16.1.10 HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)  16.1.11 MEM_BASE—Memory Base Address Register (USB EHCI—D29:F0, D26:F0)  16.1.12 SVID—USB EHCI Subsystem Vendor ID Register (USB EHCI—D29:F0, D26:F0)  16.1.13 SID—USB EHCI Subsystem ID Register (USB EHCI—D29:F0, D26:F0)  16.1.14 CAP_PTR—Capabilities Pointer Register (USB EHCI—D29:F0, D26:F0)  16.1.15 INT_LN—Interrupt Line Register (USB EHCI—D29:F0, D26:F0)  16.1.16 INT_PN—Interrupt Pin Register	651 652 652 653 653 653
		16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)  16.1.9 PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)  16.1.10 HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)  16.1.11 MEM_BASE—Memory Base Address Register (USB EHCI—D29:F0, D26:F0)  16.1.12 SVID—USB EHCI Subsystem Vendor ID Register (USB EHCI—D29:F0, D26:F0)  16.1.13 SID—USB EHCI Subsystem ID Register (USB EHCI—D29:F0, D26:F0)  16.1.14 CAP_PTR—Capabilities Pointer Register (USB EHCI—D29:F0, D26:F0)  16.1.15 INT_LN—Interrupt Line Register (USB EHCI—D29:F0, D26:F0)	651 652 652 653 653 653



	16.1.17PWR_CAPID—PCI Power Management Capability ID	
	Register (USB EHCI—D29:F0, D26:F0)	654
	16.1.18 NXT_PTR1—Next Item Pointer #1 Register (USB EHCI—D29:F0, D26:F0)	651
	16.1.19PWR CAP—Power Management Canabilities Register	034
	(USB FHCI—D29:F0, D26:F0)	655
	16.1.20 PWR CNTL STS—Power Management Control/	
	Status Register (USB EHCI—DŽ9:F0, D26:F0)	656
	16.1.21 DEBUG_CAPID—Debug Port Capability ID Register	
	(USB EHCI—D29:FU, D26:FU)	65/
	(IJSB FHCI—D29·F0 D26·F0)	657
	(USB EHCI—D29:F0, D26:F0)	
	(USB EHCI—D29:F0, D26:F0)	657
	16.1.23 DEBUG_BASE—Debug Port Base Offset Register (USB EHCI—D29:F0, D26:F0)	657
	(USB EHCI—D29:FU, D26:FU)	65/
	(IJSR FHCI—D29·F0 D26·F0)	658
	16.1.26 PWAKE_CAP—Port Wake Capability Register (USB EHCI—D29:F0, D26:F0)	
	(USB EHCI—D29:F0, D26:F0)	659
	16.1.27LEG_EXT_CAP—USB_EHCI_Legacy_Support_Extended	
	Capability Register (USB EHCI—D29:F0, D26:F0)	660
	Control / Status Register (USR FHCI—D29:F0 D26:F0)	661
	Control / Status Register (USB EHCI—D29:F0, D26:F0)	
	(USB EHCI—D29:F0, D26:F0)	663
	16.1.29 SPECIAL_SMI—Intel Specific USB 2.0 SMI Register (USB EHCI—D29:F0, D26:F0)	
	(000 Elici Degilo, Degilo, Officialistici in international in international in international internat	00 .
	(ISB EHCI_D20:E0_D26:E0)	665
	16.1.32 FLR CID—Function Level Reset Capability ID	
	(USB EHCI—D29:F0, D26:F0)	665
	16.1.31 EHCIIR1—EHCI Initialization Register 1 (USB EHCI—D29:F0, D26:F0)	
	acadaène divide di le frontière di l	
	Version (USB EHCT—D29·F0, D26·F0)	666
	16.1.34FLR_CLV—Function Level Reset Capability Length and Version (USB EHCI—D29:F0, D26:F0)  16.1.35FLR_CTRL—Function Level Reset Control Register (USB EHCI—D29:F0, D26:F0)  16.1.36FLR_STS—Function Level Reset Status Register (USB EHCI—D29:F0, D26:F0)	
	(USB EHCI—D29:F0, D26:F0)	667
	16.1.36 FLR_STS—Function Level Reset Status Register	
16.2	(USB EHCI—D29:F0, D26:F0)	667
16.2	16.2.1 Host Controller Canability Registers	668
	16.2.1 Host Controller Capability Registers	669
	16.2.1.2 HCIVERSION—Host Controller Interface Version Number	
	Register	669
	16.2.1.3 HCŠPARAMS—Host Controller Structural Parameters	669
	16.2.1.4 HCCPARAMS—Host Controller Capability Parameters	670
	Register	671
	16.2.2.1 USB2.0 CMD—USB 2.0 Command Register	672
	16.2.2.2 USB2.0 STS—USB 2.0 Status Register	675
	16.2.2.3 USB2.0_INTR—USB 2.0 Interrupt Enable Register	677
	16.2.2.4 FRINDEX—Frame Index Register	6/8
	Register	678
	Register	
	Register	679
	16.2.2.7 ASYNCLISTADDR—Current Asynchronous List Address	C70
	Register	b/9
	16.2.2.9 PORTSC—Port N Status and Control Register	680
	16.2.3 USB 2.0-Based Debug Port Registers	684
	16.2.3.1 CNTL_STS—Control/Status Register	685
	16.2.3.2 USBPID—USB PIDs Register	687
	16.2.3.3 DATABUF[7:0]—Data Buffer Bytes[7:0] Register	687
	16.2.3.4 CONFIG—Configuration Register	ნგ/



17	Intel® High Definition Audio Controller Registers (D27:F0) 6	89
	17.1 Intel® High Definition Audio PCI Configuration Space (Intel® High Definition Audio— D27:F0)	:89
	17 1 1 VID—Vendor Identification Register	
	(Intel <sup>®</sup> High Definition Audio Čontroller—D27:F0)6	91
	17.1.2 DID—Device Identification Register (Intel® High Definition Audio Controller—D27:F0)6	:01
	17 1 3 PCICMD—PCI Command Register	
	(Intel® High Definition Audio Controller—D27:F0)	92
	17.1.4 PCISTS—PCI Status Register (Intel® High Definition Audio Controller—D27:F0)	:02
	17 1 5 RID—Revision Identification Register	
	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)6	94
	17.1.6 PI—Programming Interface Register (Intel® High Definition Audio Controller—D27:F0)6	94
	17.1.7 SCC—Sub Class Code Register	
	(Intel® High Definition Controller—D27:F0)	94
	17.1.8 BCC—Base Class Code Register (Intel® High Definition Audio Controller—D27:F0)6	94
	17 1 9 CLS—Cache Line Size Register	
	(Intel® High Definition Audio Controller—D27:F0)	94
	(Intel® High Definition Audio Controller—D27:F0)	95
	17 1 11UFADTVD Handow Tyma Dagistar	
	(Intel® High Definition Audio Controller—D27:F0)	195
	Register (Intel® High Definition Audio—D27:F0)	95
	17.1.13 HDBARU—Intel® High Definition Audio Upper Base Address Register	:0E
	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)6	96
	17.1.15SID—Subsystem Identification Register (Intel® High Definition Audio Controller—D27:F0)6	:06
	17 1 16 CARRED Canabilities Reinter Register	
	(Intel® High Definition Audio Controller—D27:F0)	96
	(Intel® High Definition Audio Controller—D27:F0)	97
	(Intel® High Definition Audio Controller—D27:F0)	
	(Intel® High Definition Audio Controller—D27:F0)	97
	(Intel® High Definition Audio Controller—D27:F0)	97
	(Intel® High Definition Audio Control Register) (Intel® High Definition Audio Controller—D27:F0)	
	(Intel® filan Delinition Audio Controller—D27:FU)	שפס
	17.1.21DCKCTL—Docking Control Register (Mobile Only) (Intel <sup>®</sup> High Definition Audio Controller—D27:F0)6	98
	17.1.22 DCKSTS—Docking Status Register (Mobile Only) ( (Intel <sup>®</sup> High Definition Audio Controller—D27:F0)6	:00
	17 1 23 PID—PCI Power Management Canability ID Register	
	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)	99
	17.1.24PC—Power Management Capabilities Register (Intel <sup>®</sup> High Definition Audio Controller—D27:F0)7	00'
	17.1.25 PCS—Power Management Control and Status Register	
	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)	00
	(Intel® High Definition Audio Controller—D27:F0)	'01
	17.1.27MMC—MSI Message Control Register (Intel <sup>®</sup> High Definition Audio Controller—D27:F0)7	7∩1
	17 1 28MMLA—MSI Message Lower Address Register	
	(Intel® High Definition Audio Controller—D27:F0)	'02
	(Intel® High Definition Audio Controller—D27:F0)	'02
	17.1.30MMD—MSĪ Message Data Register	
	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)	
	(Intel® High Definition Audio Controller—D27:F0)	'02
	17.1.32PXC—PCI Express* Capabilities Register (Intel® High Definition Audio Controller—D27:F0)7	ر ا
	(Title: Tilgit Definition Addio Controller—D27.Fd)/	U.S



	17.1.33 DEVCAP—Device Capabilities Register	
	(Intel® High Definition Audio Controller—D27:F0)	703
	17.1.34DEVC—Device Control Register	
	(Intel® High Definition Audio Controller—D27:F0)	704
	17.1.35DEVS—Device Status Register	
	(Intel® High Definition Audio Controller—D27:F0)	705
	17.1.36VCCAP—Virtual Channel Enhanced Capability Header	
	17.1.36 VCCAP—Virtual Channel Enhanced Capability Header (Intel® High Definition Audio Controller—D27:F0)	705
	17 1 37 PVCCAP1—Port VC Canability Register 1	
	(Intel® High Definition Audio Controller—D27:F0)	70 <i>6</i>
	17 1 38 PVCCAP2—Port VC Canability Register 2	
	(Intel® High Definition Audio Controller—D27:F0)	70 <i>6</i>
	17 1 39PVCCTL—Port VC Control Register	
	(Intel® High Definition Audio Controller—D27:F0)	70 <i>6</i>
	17 1 40PVCSTS—Port VC Status Register	
	(Intel® High Definition Audio Controller—D27:F0)	707
	17.1.41 VC0CAP—VC0 Resource Capability Register	
	(Intel® High Definition Audio Controller—D27:F0)	707
	17.1.42 VC0CTL—VC0 Resource Control Register	
	(Intel® High Definition Audio Controller—D27:F0)	708
	17.1.43 VC0STS—VC0 Resource Status Register	
	(Intel® High Definition Audio Controller—D27:F0)	708
	17.1.44 VCiCAP—VCi Resource Capability Register	706
	(Intel® High Definition Audio Controller—D27:F0)  17.1.45 VCiCTL—VCi Resource Control Register  (Intel® High Definition Audio Controller—D27:F0)	/09
	17.1.45 VCICIL—VCI Resource Control Register	706
	(Intel® High Definition Augio Controller—DZZ:FU)	/09
	17.1.46 VCiSTS—VCi Resource Status Register	710
	(Intel® High Definition Audio Controller—D27:F0)	/10
	17.1.47 RCCAP—Root Complex Link Declaration Enhanced	
	Capability Header Register (Intel <sup>®</sup> High Definition Audio Controller—D27:F0)	710
	17.1.48 ESD—Element Self Description Register	/10
	(Intel® High Definition Audio Controller—D27:F0)	710
	17.1.49L1DESC—Link 1 Description Register	/10
	(Intel® High Definition Audio Controller—D27:F0)	711
	17 1 50L1ADDL — Link 1 Lower Address Projector	
	(Intel® High Definition Audio Controller—D27:F0)	711
	17 1 51 I 1 A D D I I — Link 1 Unnor Addross Pogistor	
	(Intel® High Definition Audio Controller—D27:F0)	711
17.2	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)  Intel <sup>®</sup> High Definition Audio Memory Mapped Configuration Registers (Intel <sup>®</sup> High Definition Audio—D27:F0)	
	(Intel® High Definition Audio— D27:F0)	712
	17.2.1 GCAP—Global Canabilities Register	
	(Intel® High Definition Audio Controller—D27:F0)	716
	(Intel® High Definition Audio Controller—D27:F0)	71 <i>€</i>
	(Intel® High Definition Audio Controller—D27:F0)	
	(Intel® High Definition Audio Controller—D27:FU)	71 <i>€</i>
	17.2.4 ÒUTPAY—Ŏutput Payload Capability Register	
	(Intel® High Definition Audio Controller—D27:F0)	717
	17.2.5 INPAY—Input Payload Capability Register	
	(Intel® High Definition Audio Controller—D27:F0)	717
	17.2.4 OUTPAY—Output Payload Capability Register (Intel® High Definition Audio Controller—D27:F0)  17.2.5 INPAY—Input Payload Capability Register (Intel® High Definition Audio Controller—D27:F0)  17.2.6 GCTL—Global Control Register (Intel® High Definition Audio Controller—D27:F0)	
	(Intel® High Dennition Addio Controller—D27.Fd)	718
	17.2.7 WAKEEN—Wake Enable Register	
	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)	719
	17.2.8 STATESTS—State Change Status Register	746
	(Intel® High Definition Audio Controller—D27:F0)	/19
	17.2.9 GS1S—Global Status Register	726
	(Intel® High Definition Audio Controller—D27:F0)	/20
	17.2.10 OUTSTRMPAY—Output Stream Payload Capability (Intel® High Definition Audio Controller—D27:F0)	726
	17.2.11 INSTRMPAY—Input Stream Payload Capability	/20
	(Intel® High Definition Audio Controller—D27:F0)	721
	17.2.12 INTCTL—Interrupt Control Register	/21
	(Intel® High Definition Audio Controller—D27:F0)	721
	17.2.13 INTSTS—Interrupt Status Register	/ ∠ 1
	(Intel® High Definition Audio Controller—D27:F0)	700
	Tanco ingli bennadii Addio condidiidi b2/il0/iliiniiniiniiniinii	/ _ 2



	17.2.14WALCLK—Wall Clock Counter Register	
	(Intel® High Definition Audio Controller—D27:F0)	722
	17.2.15SSYNC—Stream Synchronization Register	
	(Intel® High Definition Audio Controller—D27:F0)	723
	17 ) 16 CODDIDACE CODD Lower Pace Address Degister	
	(Intel® High Definition Audio Controller—D27:F0)	723
	17.2.17CORBUBASE—CORB Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)	<b></b>
	(Intel® High Definition Audio Controller—D27:F0)	/24
	17.2.18CORBWP—CORB Write Pointer Register (Intel® High Definition Audio Controller—D27:F0)	724
	17.2.19CORBRP—CORB Read Pointer Register	/ 24
	(Intel® High Definition Audio Controller—D27:F0)	724
	17 2 20 CORRCTI — CORR Control Register	
	(Intel® High Definition Audio Controller—D27:F0)	725
	17 2 21 CORRST—CORR Status Register	
	(Intel® High Definition Audio Controller—D27:F0)	725
	17.2.22 CORBSIZE—CORB Size Register	
	Intel® High Definition Audio Controller—D27:F0)	725
	17.2.23RIRBLBAŠE—RIRB Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)	720
	(Intel® High Definition Audio Controller—DZ/:FU)	/26
	17.2.24RIRBUBASE—RIRB Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)	726
	17 2 25 PIRRWP—PIRR Write Pointer Register	
	(Intel® High Definition Audio Controller—D27:F0)	726
	17 2 26 DINTCNT—Decrease Interrupt Count Degister	
	(Intel® High Definition Audio Controller—D27:F0)	727
	17 2 27 PIRRCTI — PIRR Control Register	
	(Intel® High Definition Audio Controller—D27:F0)	727
	17.2.28 RIRBSTS—RIRB Status Register	
	(Intel® High Definition Audio Controller—D27:F0)	/28
	17.2.29 RIRBSIZE—RIRB Size Register (Intel® High Definition Audio Controller—D27:F0)	720
	17.2.30 IC—Immediate Command Register	/20
	(Intel® High Definition Audio Controller—D27:F0)	728
	17 2 31 IR—Immediate Response Register	
	(Intel® High Definition Audio Controller—D27:F0)	729
	AT COOTEC TO THE CONTRACT OF T	
	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)	729
	(Intel® High Definition Audio Controller—D27:F0)	720
	(Intel Tigli Delinicion Addio Controllel—D27.10)	, 50
	(Intel® High Definition Audio Controller—D27:F0)	730
	17.2.35 SDCTI —Stream Descriptor Control Register	, 50
	(Intel® filal) Definition Audio Controller—D2/170)	731
	17.2.26 CDCTC Stroam Doccriptor Status Posistor	
	(Intel <sup>®</sup> High Definition Audio Controller—D27:F0)	733
	17.2.37 SDLPIB—Stream Descriptor Link Position in Buffer	
	Register (Intel® High Definition Audio Controller—D27:F0)	734
	17.2.38 SDČBL—Stream Descriptor Cyclic Buffer Length Register (Intel® High Definition Audio Controller—D27:F0)	724
	17.2.39SDLVI—Stream Descriptor Last Valid Index Register	/ 34
	(Intel® High Definition Audio Controller—D27:F0)	735
	17 2 40 SDFIFOW—Stream Descriptor FIFO Watermark Register	
	(Intel® High Definition Audio Controller—D27:F0)	735
	17.2 /1 SDEJEOS Stream Descriptor FJEO Size Pagister	
	(Intel® High Definition Audio Controller—D27:F0)	736
	17 2 42 SDFMT—Stream Descriptor Format Register	
	(Intel® High Definition Audio Controller—D27:F0)	/3/
	17.2.43 SDBDPL—Stream Descriptor Buffer Descriptor List	
	Pointer Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)	720
	17.2.44SDBDPU—Stream Descriptor Buffer Descriptor List	130
	Pointer Upper Base Address Register	
	(Intel® High Definition Audio Controller—D27:F0)	738
CNAD-	,	
SIVIBUS	s Controller Registers (D31:F3)	739
10.1	rel contiguiation registers (SMDus—D31.F3)	139

18

18.1



		18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.1.7 18.1.8 18.1.9 18.1.10 18.1.11	VID—Vendor Identification Register (SMBus—D31:F3) DID—Device Identification Register (SMBus—D31:F3) PCICMD—PCI Command Register (SMBus—D31:F3) PCISTS—PCI Status Register (SMBus—D31:F3) RID—Revision Identification Register (SMBus—D31:F3) PI—Programming Interface Register (SMBus—D31:F3) SCC—Sub Class Code Register (SMBus—D31:F3) BCC—Base Class Code Register (SMBus—D31:F3) SMBMBAR0—D31_F3_SMBus Memory Base Address 0 (SMBus—D31:F3) SMBMBAR1—D31_F3_SMBus Memory Base Address 1 (SMBus—D31:F3) SMB_BASE—SMBus Base Address Register (SMBus—D31:F3) SVID—Subsystem Vendor Identification Register (SMBus—D31:F2/F4)	. 740 . 740 . 741 . 741 . 742 . 742 . 743 . 743
	18.2	18.1.14 18.1.15 18.1.16 SMBus 1 18.2.1 18.2.2 18.2.3	INT_LN—Interrupt Line Register (SMBus—D31:F3) INT_PN—Interrupt Pin Register (SMBus—D31:F3) HOSTC—Host Configuration Register (SMBus—D31:F3) I/O and Memory Mapped I/O Registers HST_STS—Host Status Register (SMBus—D31:F3) HST_CNT—Host Control Register (SMBus—D31:F3) HST_CMD—Host Command Register (SMBus—D31:F3)	. 744 . 744 . 745 . 746 . 747 . 748
		18.2.5 18.2.6 18.2.7 18.2.8 18.2.9	XMIT_SLVA—Transmit Slave Address Register (SMBus—D31:F3) HST_D0—Host Data 0 Register (SMBus—D31:F3) HST_D1—Host Data 1 Register (SMBus—D31:F3) Host_BLOCK_DB—Host Block Data Byte Register (SMBus—D31:F3) PEC—Packet Error Check (PEC) Register (SMBus—D31:F3) RCV_SLVA—Receive Slave Address Register (SMBus—D31:F3)	. 750 . 750 . 750 . 751
		18.2.10 18.2.11 18.2.12	SLV_DATA—Receive Slave Data Register (SMBus—D31:F3)	. 752 . 752 . 753 . 753
		18.2.15 18.2.16 18.2.17	(SMBus—D31:F3) SLV_STS—Slave Status Register (SMBus—D31:F3) SLV_CMD—Slave Command Register (SMBus—D31:F3) NOTIFY_DADDR—Notify Device Address Register (SMBus—D31:F3) NOTIFY_DLOW—Notify Data Low Byte Register (SMBus—D31:F3) NOTIFY_DHIGH—Notify Data High Byte Register	. 754 . 755 . 755
			(Sindas—D31.1.3)	. / 50
19	<b>PCI E</b> 19.1	PCI Exp (PCI Exp	Configuration Registers ress* Configuration Registers press*—D28:F0/F1/F2/F3/F4/F5/F6/F7) VID—Vendor Identification Register	
			(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	
			(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	
		19.1.4	(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	
			RID—Revision Identification Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	
			PI—Programming Interface Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	
		19.1.7	SCC—Sub Class Code Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	



19.1.8 BCC—Base Class Code Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	762
19.1.9 CLS—Cache Line Size Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	763
19.1.10PLT—Primary Latency Timer Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	763
19.1.11 HFAD)TYP—Header Type Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	763
19 1 17 BNI IM—BUS NUMBER REGISTER	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	/64
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	764
19.1.1410BL—1/0 Base and Limit Redister	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	764
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	765
19.1.16 MBL—Memory Base and Limit Redister	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	766
19.1.17 PMBL—Prefetchable Memory Base and Limit Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	766
19.1.18PMBU32—Prefetchable Memory Base Upper 32 Bits	
Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	767
19.1.19 PMLU32—Prefetchable Memory Limit Upper 32 Bits	767
Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	767
19.1.21 INTR—Interrupt Information Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)	768
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	769
19.1.23CLIST—Capabilities List Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	770
19.1.24XCAP—PCI Express* Capabilities Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	770
19 1 25 DCAP—Device Canabilities Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	771
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
19.1.2/DSTS—Device Status Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	773
19.1.28LCAP—Link Capabilities Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	773
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	775
19.1.30LSTS—Link Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	776
19.1.31.SI CAP—SIOT Capabilities Redister	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	777
19.1.32 SLCTL—Slot Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	778
19.1.33SLS1S—Slot Status Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	779
19.1.34 RCTL—Root Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	780
19.1.35RSTS—Root Status Register	
(PCI Express*—D28:FÖ/F1/F2/F3/F4/F5/F6/F7)	780
19.1.36DCAP2—Device Capabilities 2 Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	721
19.1.37 DCTL2—Device Control 2 Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	781
19.1.38 LCTL2—Link Control 2 Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	797
19.1.39MID—Message Signaled Interrupt Identifiers Register	
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	782
19.1.40 MC—Message Signaled Interrupt Message Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
(LCI FXh1622. —D5011 0/1 1/1 5/1 2/1 2/1 2/1 2/1 1/1 1/1 1/1 1/1 1/1 1	702



		10.1.41MA Massaca Cincolad Tatananat Massaca Addusa	
		19.1.41MA—Message Signaled Interrupt Message Address Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	783
		19.1.42 MD—Message Signaled Interrupt Méssage Data Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	783
		19.1.43SVCAP—Subsystem Vendor Capability Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	783
		10 1 M CVID—Subcyctom Vandar Idantification Dagistor	
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	784
		Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	785
		19.1.48MPC2—Miscellaneous Port Configuration Register 2 (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	786
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)  19.1.49MPC—Miscellaneous Port Configuration Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)  10.1.50 FM (CCI Status Paristra)	787
		19.1.5USMSCS—SMI/SCI Status Redister	
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
		(PCI Express-D28:F0/F1/F2/F3/F4/F5/F6/F7)	790
		19.1.52 PECR1—PCI Express* Configuration Register 1 (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	790
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	791
		19.1.54 UEM—Uncorrectable Error Mask (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	792
		19.1.55 UEV—Uncorrectable Error Severity (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	793
		19.1.56 ČES — Correctable Error Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
		19.1.57CFM—Correctable Frror Mask Register	
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
		(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	795
		19.1.60 PECR2—PCI Express* Configuration Register 2  (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	796
		19.1.61 PEETM—PCI Express* Extended Test Mode Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	796
		19.1.62 PEC1—PCI Express* Configuration Register 1 (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)	
20	High	Precision Event Timer Registers	797
	20.1	Memory Mapped Registers	797
		20.1.1 GCAP_ID—General Capabilities and Identification Register	799
		20.1.2 GEN_CONF—General Configuration Register	799
		20.1.3 GINTR STA—General Interrupt Status Register	800
		20.1.4 MAIN_CNT—Main Counter Value Register	801
		20.1.5 TIMn_CONF—Timer n Configuration and Capabilities Register	801
		20.1.6 TIMn_COMP—Timer n Comparator Value Register	804
21	Seria	Il Peripheral Interface (SPI)	805
	21.1	Serial Peripheral Interface Memory Mapped Configuration Registers	805
		21.1.1 BFPR –BIOS Flash Primary Region Register (SPI Memory Mapped Configuration Registers)	806
		21.1.2 HSFS—Hardware Sequencing Flash Status Register	
		(SPI Memory Mapped Configuration Registers)	۵U/
		21.1.3 HSFC—Hardware Sequencing Flash Control Régister (SPI Memory Mapped Configuration Registers)	809
		21.1.4 FADDR—Flash Address Register (SPI Memory Mapped Configuration Registers)	
		21.1.5 FDATA0—Flash Data 0 Register (SPI Memory Mapped Configuration Registers)	
		(3F1 Memory Mapped Configuration Registers)	OIO



21 1 6	FDATAN—Flash Data [N] Register	
21.1.0	(SPI Memory Mapped Configuration Registers)	810
21 1 7		
211117	(SPI Memory Mapped Configuration Registers)	811
21 1 8		
	(SPI Memory Manned Configuration Registers)	812
21 1 9	FREG1—Flash Region 1 (BIOS Descriptor) Register (SPI Memory Mapped Configuration Registers)	012
21.1.5	(SPI Memory Manned Configuration Registers)	812
21 1 10	EDEC') Flach Dogion () (Intole) ME) Dogictor	
21.1.10	(SPI Memory Mapped Configuration Registers)	ี 813
21 1 11	FREG3—Flash Region 3 (GbE) Register	013
	(SPI Memory Mapped Configuration Registers)	813
21 1 12	EDECA Flack Dogion 4 (Diatform Data) Dogistor	
21.1.12	(SPI Memory Mapped Configuration Registers)	814
21 1 13	PRII—Profected Range II Register	
21.1.15	(SPI Memory Mapped Configuration Registers)	214
21 1 14	DD1_Drotacted Dange 1 Degister	
21.1.17	(SPI Memory Mapped Configuration Registers)	815
21 1 15	PR7—Protected Range 7 Register	
21.1.13	(SPI Memory Mapped Configuration Registers)	216
21 1 16	PR3—Protected Range 3 Register	010
21.1.10	(SPI Memory Mapped Configuration Registers)	Q17
21 1 17	PR4—Protected Range 4 Register	017
21.1.1/	(SPI Memory Mapped Configuration Registers)	Q 1 Q
21 1 10	SSFS—Software Sequencing Flash Status Register	010
21.1.10	GDI Momory Manned Configuration Projectors)	010
21 1 10	(SPI Memory Mapped Configuration Registers)	019
21.1.19	SSTC—Software Sequencing riash Control Register	020
21 1 20		
21.1.20	PREOP—Prefix Opcode Configuration Register (SPI Memory Mapped Configuration Registers)	021
21 1 21	OPTIME Open to the Configuration Registers)	021
21.1.21	OPTYPE—Opcode Type Configuration Register           (SPI Memory Mapped Configuration Registers)	021
21 1 22	(SPI Memory Mapped Configuration Registers)	821
21.1.22	ÒPMENU—Oʻpcode Menu Configuration Řegistér (SPI Memory Mapped Configuration Registers)	ດລວ
21 1 22		
21.1.23	BBAR—BIOS Base Address Configuration Register (SPI Memory Mapped Configuration Registers)	ດລວ
21 1 24	(SPI Memory Mapped Configuration Registers)	823
21.1.24	FDOC—Flash Descriptor Observation Register	ດລວ
		823
21.1.25	FDOD—Flash Descriptor Observability Data Register (SPI Memory Mapped Configuration Registers)	024
21 1 26	(SPI Memory Mapped Configuration Registers)	824
21.1.20	AFC—Additional Flash Control Register	024
24 4 27	(SPI Memory Mapped Configuration Registers)	824
21.1.2/	LVSCC— Host Lower Vendor Specific Component Capabilities Register	024
24 4 20	(SPI Memory Mapped Configuration Registers)	824
21.1.28	UVSCC— Host Upper Vendor Specific Component Capabilities Register (SPI Memory Mapped Configuration Registers)	000
24 4 20	(SPI Memory Mapped Configuration Registers)	826
21.1.29	FPB—Flash Partition Boundary	~~~
E	(SPI Memory Mapped Configuration Registers)	82/
Flash De	escriptor Records	82/
OEM Se	ction	828
GbE SPI	Flash Program Registers	828
21.4.1	GLFPR -Gigabit LAN Flash Primary Region Register	
	(GbE LAN Memory Mapped Configuration Registers)	829
21.4.2	HSFS—Hardware Sequencing Flash Status Register	
	(GbE LAN Memory Mapped Configuration Registers)	829
21.4.3	HSFC—Hardware Sequencing Flash Control Register	
	(GbE LAN Memory Mapped Configuration Registers)	831
21.4.4	FADDR—Flash Address Register	
	(GbE LAN Memory Mapped Configuration Registers)	832
21.4.5	FDATA0—Flash Data 0 Register	
	(GbE LAN Memory Mapped Configuration Registers)	832
21.4.6	EDAD Flack Degions Assess Dermissions Degister	
	FRAP—Flash Regions Access Permissions Register	
	(GbE LAN Memory Mapped Configuration Registers)	833
	(GbE LAN Memory Mapped Configuration Registers)	
21.4.7	(GbE LAN Memory Mapped Configuration Registers)	
21.4.7	(GbE LAN Memory Mapped Configuration Registers)	834

21.2 21.3 21.4



		21.4.9 FREG2—Flash Region 2 (Intel® ME) Register	
		(GbE LAN Memory Mapped Configuration Registers)	834
		21 4 10FRFG3—Flash Region 3 (GhF) Register	
		(GbE LAN Memory Mapped Configuration Registers)	835
		21.4.11PRO—Protected Range 0 Register	000
		(GbE LAN Memory Mapped Configuration Registers)	835
		21 4 12 DIA Dispersed Design 1 Designs	055
		21.4.12 PR1—Protected Range 1 Register	000
		(GbE LAN Memory Mapped Configuration Registers)	836
		21.4.13SSFS—Software Sequencing Flash Status Register	
		(GbE LAN Memory Mapped Control Register)	837
		21.4.14SSFC—Software Sequencing Flash Control Register (GbE LAN Memory Mapped Configuration Registers)	
		(GhE LAN Memory Manned Configuration Registers)	838
		21 4 15 DDEOD Brofix Operado Configuration Bogistor	
		(GbE LAN Memory Mapped Configuration Registers)	020
		(GDE LAN Memory Mapped Conniguration Registers)	039
		21.4.16 OPTYPE—Opcode Type Configuration Register	
		(GbE LAN Memory Mapped Configuration Registers)	839
		21 4 170PMFNH—Oncode Menu Configuration Register	
		(GbE LAN Memory Mapped Configuration Registers)	840
22	Therr	mal Sensor Registers (D31:F6)	841
	22.1	PCI Bus Configuration Registers	841
		22.1.1 VID—Vendor Identification	842
		22.1.2 DID—Device Identification	842
		22.1.3 CMD—Command	
		22.1.4 STS—Status	
		22.1.5 RID—Revision Identification	
		22.1.5 RID—Revision Identification	043
		22.1.6 PI— Programming Interface	843
		22.1.7 SCC—Sub Class Code	844
		22.1.8 BCC—Base Class Code	844
		22.1.9 CLS—Cache Line Size	844
		22.1.10LT—Latency Timer	844
		22.1.11 HTYPE—Header Type	844
		22.1.12TBAR—Thermal Base	845
		22.1.13TBARH—Thermal Base High DWord	2/5
		22.1.13 DANIT HIGHING BOSCHIGH DWOLD	015
		22.1.14SVID—Subsystem Vendor ID	043
		22.1.15SID—Subsystem ID	846
		22.1.16 CAP_PTR —Capabilities Pointer	846
		22.1.17 Offset 3Ch – INTLN—Interrupt Line	846
		22.1.18INTPN—Interrupt Pin	846
		22.1.19TBARB—BIOS Assigned Thermal Base Address	847
		22.1.20TBARBH—BIOS Assigned Thermal Base High DWord	847
		22.1.21 PID—PCI Power Management Capability ID	847
		22.1.22 PC—Power Management Capabilities	848
		22.1.23 PCS—Power Management Control And Status	2/2
	22.2	Thermal Memory Mapped Configuration Registers	040
	22.2	(The moral Remote) R311-F3()	040
		(Thermal Sensor – D31:F26) 22.2.1 TSIU—Thermal Sensor In Use.	849
		22.2.1 ISIU—Inermai Sensor In Use	850
		22.2.2 TSE—Thermal Sensor Enable	
		22.2.3 TSS—Thermal Sensor Status	851
		22.2.4 TSTR—Thermal Sensor Thermometer Read	851
		22.2.5 TSTTP—Thermal Sensor Temperature Trip Point	852
		22.2.6 TSCO—Thermal Sensor Catastrophic Lock-Down	852
		22.2.7 TSES—Thermal Sensor Error Status	853
		22.2.7 TSES—Thermal Sensor Error Status	854
		22.2.0 TSDC Thornas Consultation General	054
		22.2.9 TSPC—Thermal Sensor Policy Control	022
		22.2.10 PPEC—Processor Power Error Correction (Mobile Only)	855
		22.2.11 CTA—Processor Core Temperature Adjust	856
		22.2.12PTA—PCH Temperature Adjust	856
		22.2.13MGTA—Memory Controller/Graphics Temperature Adjust	856
		22 2 14TRC—Thermal Reporting Control	857
		22.2.15TES—Turbo Interrupt Status (Mobile Only)	858
		22.2.16TEN—Turbo Interrupt Enable (Mobile Only)	858
		22.2.17 PSC—Power Sharing Configuration (Mobile Only)	858
		22.2.18CTV1—Core Temperature Value 1	828
		22.2.10 CTV1 — Core Temperature Value 1	010
		22.2.19CTV2—Core Temperature Value 2	023
		22.2.20 CEV1—Core Energy Value	
		22.2.21 AF—Alert Fnable	859



	22.2.22HTS—Host Status (Mobile Only)	860
	22.2.22HTS—Host Status (Mobile Only)	860
	22.2.24MGTV— Memory Controller/Graphics Temperature Value	860
	22.2.25 PTV—Processor´Temperature Value	861
	22.2.26 MMGPC—Max Memory Controller/Graphics Power Clamp (Mobile Only)	861
	22.2.27MPPC—Max Processor Power Clamp (Mobile Only)	861
	22.2.27 MPPC—Max Processor Power Clamp (Mobile Only)	861
	22.2.20 File Control Concor Poli Interpret Final Concor Doll Interpret Final Concor Do	862
	22.2.29TSPIEN—Thermal Sensor PCI Interrupt Enable	062
	22.2.30 TSLOCK—Hieliniai Selison Register Lock Control	603
	22.2.31515—Turbo Status (Mobile Only)	803
	22.2.32SEC—Event Clear (Mobile Only)	863
	22.2.33TC3—Thermal Compares 3	864
	22.2.34 ICI—Thermal Compares 1	864
	22.2.31 STSLOCK—Thermal Sensor Register Lock Control 22.2.31 STS—Turbo Status (Mobile Only) 22.2.32 SEC—Event Clear (Mobile Only) 22.2.33 TC3—Thermal Compares 3 22.2.34 TC1—Thermal Compares 1 22.2.35 TC2—Thermal Compares 2 22.2.36 DTV—DIMM Temperature Values 22.2.37 ITV—Internal Temperature Values	865
	22.2.36DTV—DIMM Temperature Values	865
	22.2.37ITV—Internal Temperature Values	866
23	Intol® Management Engine Interface (MEL) Subsystem Degisters (D22.E0)	067
23	Intel® Management Engine Interface (MEI) Subsystem Registers (D22:F0) 23.1 First Intel Management Engine Interface (Intel® MEI) Configuration Registers	667
	23.1 First Intel Management Engine Interface (Intel® MEI) Configuration Registers	0.57
	(MEI—D22:F0)	867
	23.1.1 VID—Vendor Identification Register	
	(MEI—D22:F0)	868
	(MEI—D22:F0)	
	(MEI—D22:F0)	868
	23.1.2 DID—Device Identification Register (MEI—D22:F0)	
	(MEI—D22:F0)	869
	23.1.4 PCISTS—PCI Status Register (MEI—D22:F0)	
	(MFI—D22:F0)	869
	23.1.5 RID—Revision Identification Register	005
	(MEI—D22:F0)	870
	23 1.6. ČC—Class Code Register	
	(MEI—D22:F0)	870
	23.1.7 HTYPE—Header Type Register	0, 0
	(MEI D22.EQ)	870
	23 1 8 MEIO MRD_MEIO MMIO Raco Addross Dogistor	670
	23.1.6 METO_MDAN_METO MINTO base Address Register	071
	23.1.8 MEIO_MBAR—MEIO MMIO Base Address Register (MEI—D22:F0)	6/1
	(MEI—D22:F0)	071
	23.1.10 SID—Subsystem ID Register	071
	Z3.1.103L= Subsystem ID Register	Q71
	(MEI—D22:F0)	071
	(MEL_D37-EA)	Q71
	23.1.11CAFF—Capabilities List Folliter Register (MEI—D22:F0)	071
	(MEI—D22:F0)	872
	23.1.13HFS—Host Firmware Status Register	0/2
	ZS.1.1311 S—Flost inflivate Status Register	872
	(MEI—D22:F0)	0/2
	(MEI—D22:F0)	072
	23.1.15GMES—General ME Status (MEI—D22:F0)	072
	22.1.16U CC Host Copyril Status	6/3
	23.1.10n_G3—nost General Status	072
	(MEI—D22:F0)	8/3
	23.1.17PID—PC POWER Management Capability ID Register	072
	(MEI—D22:F0)	8/3
	23.1.18PC—PCI POWER Management Capabilities Register	074
	(MEI—D22:F0)	8/4
	23.1.19 Procedure Management Control and Status	074
	Register (MEI—D22:F0)	ŏ/4
	23.1.2UMID—Message Signaled Interrupt Identifiers Register	075
	(MEI—D22:F0)	ช/5
	23.1.21 MC—Message Signaled Interrupt Message Control Register	
	(MEI—D22:F0)	8/5
	zs.i.zzma—message Signaled Interrupt Message Address Register	075
	(MEI—D22:F0)	ø/5
	23.1.23MUA—Message Signaled Interrupt Upper Address Register	075
	(MEI—D22:FŎ)	ø/5



	23.1.24 MD—Message Signaled Interrupt Message Data Register	076
	(MEI—D22:F0)  23.1.25HIDM—MEI Interrupt Delivery Mode (MEI—D22:F0)  23.1.26HERES - MEI Extend Register Status	.876
	23.1.26 HERES - MEI Extend Register Status	.876
	(MEI-DZZ:FU)	.8//
23.2	Second Management Engine Interface(MEI1) Configuration Registers	. 0 / /
	(MEI—D/22:F1)	.8/8
	(MEI—D22:F1)	. 879
	(MEI—D22:F1)	. 879
	(MEI—D22:F1)	. 879
	23.2.4 PCISTS—PCI Status Register (MEI—D22:F1)	. 880
	(MEI_D22:E1)	. 880
	23.2.7 HTYPE—Header Type Register (MEI—D22:F1) 23.2.8 MEI_MBAR—MEI MMIO Base Address Register	. 880
	(MEI-DZZ:F1)	. 881
	(MEI—D22:F1)	. 881
	(MFI—D22·F1)	. 881
	23.2.11CAPP—Capabilities List Pointer Register (MEI—D22:F1) 23.2.12INTR—Interrupt Information Register	. 881
	23.2.12INTR—Interrupt Information Register (MEI—D22:F1)	. 882
	(MEI—D22:F1)	. 882
	23.2.14ĠMES—Generál ME Status (MEI—D22:F1)	. 882
	23.2.15H_GS—Host General Status (MEI—D22:F1)	. 882
	23.2.16 PID—PCI Power Management Capability ID Register (MEI—D22:F1)	. 883
	23.2.17PD—PCI Power Management Capability 1D Register (MEI—D22:F1)  23.2.17PC—PCI Power Management Capabilities Register (MEI—D22:F1)  23.2.18PMCS—PCI Power Management Control and Status	. 883
	23.2.18 PMCS—PCI Power Management Control and Status Register (MFI—D22:F1)	. 884
	Register (MEI—D22:F1)	. 884
	23.2.20MC—Message Signaled Interrupt Message Control Register	
	(MEI—D22:F1)	885
	(MEI—D22:F1)	225
	(MEI—D22:F1) 23.2.23MD—Message Signaled Interrupt Message Data Register (MEI—D22:F1)	995
	22.2.2.4 LIDM MET Takamant Dallaran Mada	
	23.2.24HIDM—MEI Interrupt Delivery Mode (MEI—D22:F1)	عوه.
	23.2.26 HFRX—MFI Extend Register DWX	. 886
23.3	(MEI—D22:F1) MEIO_MBAR—MEIO MMIO Registers	. 887 . 887
	23.3.1 H_CB_WW—Host Circular Buffer Write Window (MEI MMIO Register)	. 887
	23.3.2 H_CSR—Host Čontról Status (MEI MMIO Register)	. 888



	23.3.3 ME_CB_RW—ME Circular Buffer Read Window	
	(MEI MMIO Register)	888
	23.3.4 MF CSR HA—MF Control Status Host Access	
	(MEI MMIO Register)	889
23.4	MEI1_MBAR—MEI0 MMIO Registers	889
23.4	72.4.1 L.C. WW. Host Circular Buffer White Window	009
	23.4.1 H_CB_WW—Host Circular Buffer Write Window	
	(MEI MMIO Register)	890
	23.4.2 H_CSR—Host Control Status (MEI MMIO Register)	890
	23.4.3 ME CR DW—ME Circular Ruffor Doad Window	
	(MET MMIO Register)	201
	(MEI MMIO Register)	0,51
	(MEI MMIO Register)	001
	(MEI MMIO Register)	891
23.5	IDE Function for Remote Boot and Installations	
	PT IDER Registers (IDER—D22:F2)	892
	PT IDER Registers (IDER—D22:F2)	893
	23.5.2 DID - Device Identification Register (IDER—D22:E2)	893
	23.5.2 DCICMD— DCI Command Podictor (IDER—D22:E2)	803
	23.5.5 FCICHID— FCI Colliniation Register (IDEN—D22.12)	093
	23.5.4 PCISTS—PCI Device Status Register (IDER—D22:F2)	094
	23.5.5 RID—Revision Identification Register (IDER—D22:F2)	894
	23.5.6 CC—Class Codes Register (IDEŘ—D22:F2)	894
	23.5.7 CLS—Cache Line Size Register (IDER—D22:F2)	894
	23.5.8 PCMDBA—Primary Command Block IO Bar Register (IDER—D22:F2)	895
	23.5.9 PCTLBA—Primary Control Block Base Address Register (IDER—D22:F2)	895
	23.5.10 SCMDBA—Secondary Command Block Base Address	0,5
	23.3.103CMDDA—Secondary Command block base Address	005
	Register (IDER—D22:F2)	895
	Register (IDER—D22:F2)	
	Register (IDER—D22:F2)	896
	23.5.12LBĀR—Legacy Bus Mastér Base Address Register	
	(IDER—D22:É2)	896
	(IDER—D22:F2)	806
	23.5.13.5VID—Subsystem ID Register (IDER—D22.12)	906
	23.5.14SID—Subsystem ID Register (IDER—D22:F2)	
	23.5.15 CAPP—Capabilities List Pointer Register	
	23.5.15CAPP—Capabilities List Pointer Register (IDER—D22:F2)	897
	23.5.16INTR—Interrupt Information Register	
	(IDER—D22:F2)	897
	(IDER—D22:F2)	
	(IDER—D22:F2)  23.5.18PC—PCI Power Management Capabilities Register	897
	23 5 18DC—DCI Power Management Canabilities Degister	0,7
	23.3.10FC—FCI rower Management Capabilities Register	000
	(IDER—D22:F2)	898
	23.5.19PMCS—PCI Power Management Control and Status	
	Register (IDER—D22:F2)	899
	23.5.20MID—Message Signaled Interrupt Capability ID	
	Register (IDER—D22:F2)	899
	23 5 21 MC—Message Signaled Interrupt Message Control	0,5,5
	Posictor (IDED D22:E2)	000
	Register (IDLN—DZZ.1 Z)	900
	Register (IDER—D22:F2)	
	Register (IDER—D22:F2)	900
	23.5.23MAII—Message Signaled Interrunt Message Unner	
	Address Register (IDER—D22:F2)	900
	23.5.24MD—Message Signaled Interrupt Message Data	
	Register (IDER-D22:F2)	900
23.6	IDE BARO	901
25.0	23.6.1 IDEDATA—IDE Data Register (IDER—D22:F2)	201
	23.6.1 IDEDATA—IDE Data Register (IDER—D22:F2)	902
	23.6.2 IDEERD1—IDE Error Register DEV1	
	(IDER—D22:F2)	902
	23.6.3 IDEERDO—IDE Error Register DEVO	
	(IDER—D22:F2)	902
	23.6.4 IDEFR—IDE Features Register	
	(IDER—D22:F2)	dUs
	23.6.5 IDESCIR—IDE Sector Count In Register	<i>J</i> 0 3
	ZJ.O.J IDEJCIN-IDE SECTOI COUNT IN REGISTER	002
	(IDER—D22:F2)	903
	23.6.6 IDESCOKI—IDE Sector Count Out Register Device 1	
	Register (IDER—D22:F2)	903
	Register (IDER—D22:F2)	
	0 Register (IDER—D22:F2)	904



	23.6.8 IDESNORU—IDE Sector Number Out Register	
	Device 0 Register (IDER—D22:F2)  23.6.9 IDESNOR1—IDE Sector Number Out Register	904
	Device 1 Register (IDER—D22:F2)	905
	23.6.9 IDESNOR1—IDE Sector Number Out Register Device 1 Register (IDER—D22:F2)  23.6.10 IDESNIR—IDE Sector Number In Register Register (IDER—D22:F2)	005
	23.6.11IDECLIR—IDE Cylinder Low In Register Register	905
	23.6.10IDESNIR—IDE Sector Number in Register Register (IDER—D22:F2)  23.6.11IDECLIR—IDE Cylinder Low In Register Register (IDER—D22:F2)  23.6.12IDCLOR1—IDE Cylinder Low Out Register Device 1  Register (IDER—D22:F2)	906
	Register (IDER—D22:F2)	906
	23.6.13IDČLORO—IDE Cylinder Low Out Register Device 0	007
	23.6.12IDCLOR1—IDE Cylinder Low Out Register Device 1 Register (IDER—D22:F2)  23.6.13IDCLOR0—IDE Cylinder Low Out Register Device 0 Register (IDER—D22:F2)  23.6.14IDCHOR0—IDE Cylinder High Out Register Device 0 Register (IDFR—D22:F2)	907
	Register (IDER—Ď22:F2)	907
	23.6.14IDCHORU—IDE Cylinder High Out Register Device 0 Register (IDER—D22:F2)  23.6.15IDCHOR1—IDE Cylinder High Out Register Device 1 Register (IDER—D22:F2)  23.6.16IDECHIR—IDE Cylinder High In Register	908
	23.6.16IDECHIR—IDE Cylinder High In Register	000
	23.6.17IDEDHIR—IDE Drive/Head In Register	908
	23.6.16IDĒCHIR—IDE Cylinder High In Register (IDER—D22:F2)  23.6.17IDEDHIR—IDE Drive/Head In Register (IDER—D22:F2)  23.6.18IDDHOR1—IDE Drive Head Out Register Device 1  Register (IDER—D22:F2)	909
	Register (IDER—D22:F2)	909
	Register (IDER—D22:F2)  23.6.19IDDHOR0—IDE Drive Head Out Register Device 1  Register (IDER—D22:F2)  Register (IDER—D22:F2)  Register (IDER—D22:F2)	010
	Register (IDER—D22:F2)	910
	(IDER—D22:F2)	910
	(IDER—D22:F2)	911
22.7	23.6.22 ÎDECR—IDE Command Register (IDER—D22:F2)	911
23.7	IDE BAR1	912
	23.7.1 IDDCR—IDE Device Control Register (IDER—D22:F2)	912
23.8	IDE BAR4	913
	Register (IDER—D22:F2)	914
	23.8.2 IDĚPBMDŠ0R—IDE Primáry Bus Master Device Specific 0 Register (IDER—D22:E2)	914
	23.8.2 IDEPBMDS0R—IDE Primary Bus Master Device Specific 0 Register (IDER—D22:F2)	- · -
	Specific 1 Register (IDER—D22:F2)	915
	23.8.5 IDEPBMDTPRO—IDE Primary Bus Master Descriptor Table Pointer Byte 0 Register (IDER—D22:F2)	915
	23 & 6 IDEDRMDTDD1_IDE Drimany Rus Master Descriptor	
	Table Pointer Byte 1 Register (IDER—D22:F2)	
	Table Pointer Byte 2 Register (IDER—D22:F2)	916
	23.8.8 IDEPBMDTPR3—IDE Primary Bus Master Descriptor Table Pointer Byte 3 Register (IDER—D22:F2)	916
	23.8.9 IDESBMCR—IDE Secondary Bus Master Command	
	Register (IDER—D22:F2)	
	Specific 0 Register (IDER—D22:F2)	917
	23.8.11IDESBMSR—IDE Secondary Bus Master Status Register (IDFR—D22:F2)	917
	Register (IDER—D22:F2)  23.8.12 IDESBMDS1R—IDE Secondary Bus Master Status  Register (IDER—D22:F2)  23.8.12 IDESBMDS1R—IDE Secondary Bus Master Device	010
	23 8 13 IDES RMDTPRO—IDE Secondary Rus Master Descriptor	910
	Table Fullici Dic a Negistel (IDEN—DZZ.) Z.J	918
	23.8.14IDESBMDTPR1—IDE Secondary Bus Master Descriptor Table Pointer Byte 1 Register (IDER—D22:F2)	918
	23.8.15TDESBMDTPR2—TDE Secondary Bus Master Descriptor	
	Table Pointer Byte 2 Register (IDER—D22:F2)	
22.0	Table Pointer Byte 3 Register (IDER—D22:F2)  Serial Port for Remote Keyboard and Text (KT)	919
23.9	Serial Port for Remote Keyboard and Text (KT) Redirection (KT—D22:F3)	920



	23.9.1   VVID—Vendor Identification Register (KT—D22:F3)	921
	23.9.2 DID - Device Identification Register (KT—D22:F3) 23.9.3 CMD—Command Register Register (KT—D22:F3) 23.9.4 STS—Device Status Register (KT—D22:F3) 23.9.5 RID—Revision ID Register (KT—D22:F3)	921
	23.9.3 CMD—Command Register Register (KT—D22:F3)	921
	23.9.4 STS—Device Status Register (KT—D22:F3)	922
	23.9.5 RID—Revision ID Register (KT—D22:F3)	922
	23.9.6 CC—Class Codes Register (KT—D22:F3)	922
	23.9.6 CC—Class Codes Register (KT—D22:F3) 23.9.7 CLS—Cache Line Size Register (KT—D22:F3)	923
	23 9 8 KTIBA—KT IO Block Base Address Register	
	(KT-D22:F3)	923
	(KT—D22:F3)	
	(KT—D22:F3)	923
	23.9.10\$VID—Subsystem Vendor ID Register (KT—D22:F3)	924
	23.9.11 SID—Subsystem ID Register (KT—D22:F3)	924
	23.9.12CAP—Capabilities Pointer Register (KT—D22:F3)	924
	23.9.13 INTR—Interrupt Information Register (KT—D22:F3)	924
	23.9.11SID—Subsystem Vehicli ID Register (KT—D22:F3) 23.9.11SID—Subsystem ID Register (KT—D22:F3) 23.9.12CAP—Capabilities Pointer Register (KT—D22:F3) 23.9.13INTR—Interrupt Information Register (KT—D22:F3) 23.9.14PID—PCI Power Management Capability ID Register	J
	(KT—D22:F3)	925
	23 9 15PC—PCI Power Management Canabilities ID Register	723
	(KT—D22:F3)	925
	23.9.15PC—PCI Power Management Capabilities ID Register (KT—D22:F3)	723
	Register (KT-D22:F3)	925
	Register (KT—D22:F3)	,_,
	Register (KT—D22:F3)	926
	23.9.18MA—Message Signaled Interrupt Message Address	, _ ,
	Register (KT—D22:F3)	926
	23.9.19MAU—Message Signaled Interrupt Message Upper	, _ ,
	23.9.19MAU—Message Signaled Interrupt Message Upper Address Register (KT—D22:F3)	926
	23 9 20MD—Message Signaled Interrupt Message Data	
	Register (KT—D22·F3)	927
23.10	KT IO/ Memory Mapped Device Registers	927
	23.10.1 KTRxBR—KT Receive Buffer Register (KT—D23:F3)	928
	23.10.2KTTHR—KT Transmit Holding Register (KT—D23:F3)23.10.3KTDLLR—KT Divisor Latch LSB Register (KT—D23:F3)	928
	23.10.3KTDLLR—KT Divisor Latch LSB Register (KT—D23:F3)	928
	23.10.4KTJFR—KT Interrupt Fnable Register (KT—D23:F3)	929
	23.10.4KTIER—KT Interrupt Enable Register (KT—D23:F3) 23.10.5KTDLMR—KT Divisor Latch MSB Register (KT—D23:F3)	929
	23.10.6KTIIR—KT Interrupt Identification Register	
	(KT—D23:F3)	930
	23.10.7KTFCR—KT F1FO Control Register (KT—D23:F3)	930
	23.10.8KTLCR—KT Line Control Register (KT—D23:F3) 23.10.9KTMCR—KT Modem Control Register (KT—D23:F3)	931
	23.10.9KTMCR—KT Modem Control Register (KT—D23:F3)	931
	23.10.10KTLSR—KT Line Status Register (KT—D23:F3)	932
	23.10.11KTMSR—KT Modem Status Register (KT—D23:F3)	933
	Establishment in Florein Status Register (RF 5251 5)	,,,



igures	S	
2-1	PCH Interface Signals Block Diagram	54
2-2	Example External RTC Circuit	92
4-1	PCH High-Level Clock Diagram	115
5-1	Generation of SERR# to Platform	124
5-2	LPC Interface Diagram	133
5-3	PCH DMA Controller	138
5-4 5-5	DMA Request Assertion through LDRQ#	141
	TCO Legacy/Compatible Mode SMBus Configuration	187
5-6 5-7	Advanced TCO Mode Serial Post over GPIO Reference Circuit	100
5-7 5-8	Flow for Port Enable / Device Present Bits	100
5-9	Serial Data transmitted over the SGPIO Interface	202
5-10	EHCI with USB 2.0 with Rate Matching Hub	218
5-11	PCH Intel® Management Engine High-Level Block Diagram	248
5-12	Flash Partition Boundary	252
5-13	Flash Descriptor Sections	253
5-14	Analog Port Characteristics	262
5-15	LVDS Signals and Swing Voltage	264
5-16	LVDS Signals and Swing Voltage	264
5-17	Panel Power Sequencing	265
5-18	HDMI Overview	266
5-19	DP Overview	267
5-20	SDVO Conceptual Block Diagram	269
6-1	PCH Ballout (top view—left side) (Desktop)	2/6
6-2 6-3	PCH ballout (top View—right side) (Desktop)	2//
6-3 6-4	PCH ballout (top View—left side) (Desktop) PCH Ballout (top view—right side) (Desktop) PCH ballout (top View—Left side) (Mobile Only) PCH ballout (top View—left side) (Mobile Only)	20/
6-5	PCH ballout (top view—light side) (Mobile SEF Only)	200
6-6	PCH ballout (top view—left side) (Mobile SFF Only)	300
7-1	PCH Desktop Package Drawing	312
7-2 7-2	PCH B-Step Mobile Package Drawing	314
7-3	PCH Mobile SFF Package Drawing	316
8-1	G3 w/RTC Loss to S4/S5 Timing Diagram	352
8-2	S5 to S0 Timing Diagram	352
8-3	S3/M3 to S0 Timing Diagram	353
8-4	S5/Moff - S5/M3 Timing Diagram	353
8-5	S0 to S5 Timing Diagram	354
8-6	DRAMPWRGD Timing Diagram	354
8-7	Clock Cycle Time	355
8-8 8-9	Transmitting Position (Data to Strobe)	322
8-11	Clock TimingSetup and Hold Times	355
8-12	Float Delay	356
8-13	Pulse Width	
8-10	Valid Delay from Rising Clock Edge	356
8-14	Output Enable Delay	357
8-15	Output Enable Delay USB Rise and Fall Times	357
8-16	USB Jitter	357
8-17	USB EOP Width	
8-18	SMBus Transaction	
8-19	SMBus Timeout	358
8-20	SPI Timings	359
8-21	Intel® High Definition Audio Input and Output Timings	359
8-22	Dual Channel Interface Timings	360
8-23 8-24	Dual Channel Interface Timings	260
8-2 <del>4</del> 8-25	Transmitting Position (Data to Strobe)	361
8-25 8-26	PCI Express Transmitter Eye	361
8-27	PCI Express Receiver Eve	362
8-28	PCI Express Receiver Eye	363
8-29	PCH Test Load	364



## **Tables**

1-1	Industry Specifications	40
Ī-2	PCI Devices and Functions	4
1-3	Intel® 5 Series Chipset Desktop SKUs	5č
1-4	Intel® F Corios Chipset Desktop SNOS	
	Intel® 5 Series Chipset Mobile SKUs	ວຸ
1-5	Intel® 3400 Series Chipset Server Skus	24
2-1	Direct Media Interface Signals	5
2-2	PCI Express* Signals	55
2-3	Firmware Hub Interface Signals	56
2-4	PCI Interface Signals	57
2-5	Serial ATA Interface Signals	59
2-6	LPC Interface Signals	6
2-7	Interrupt Signals	6.
2-8	USB Interface Signals	62
	USB IIIteliate Signals	0
2-9	Power Management Interface Signals	63
2-10	Processor Interface Signals	68
2-11	SM Bus Interface Signals	68
2-12	System Management Interface Signals	68
2-13	Real Time Clock Interface	69
2-14	Miscellaneous Signals	70
2-15	Intel® High Definition Audio Link Signals	7
2-16	Controller Link Signals	·· /2
2-17	Corial Porinharal Interface (SDI) Signals	/2
	Serial Peripheral Interface (SPI) Signals	/2
2-18	The Court System rechnology Signals	/ 5
2-19	JTAG Şiğnals	/'
2-20	Clock Interface Signals	/4
2-21	LVDS Interface Signals	76
2-22	Analog Display Interface Signals	77
2-23	Intel <sup>®</sup> Flexiblé Display Interface Signals	78
2-24	Digital Display Interface Signals	79
2-25	General Purpose I/O Signals	8
2-26	Manageability Signals	ຸດ
2-27	Power and Ground Signals	Q
	Functional Ctran Definitions	00
2-28	Functional Strap Definitions	88
2-28 3-1	Functional Strap Definitions	88 93
2-28 3-1 3-2	Functional Strap DefinitionsIntegrated Pull-Up and Pull-Down ResistorsPower Plane and States for Output and I/O Signals for Desktop Configurations	88 93 95
2-28 3-1 3-2 3-3	Functional Strap Definitions	88 93 95
2-28 3-1 3-2 3-3 3-4	Functional Strap Definitions	88 93 95
2-28 3-1 3-2 3-3	Functional Strap Definitions	88 93 95
2-28 3-1 3-2 3-3 3-4	Functional Strap Definitions.  Integrated Pull-Up and Pull-Down Resistors	88 93 95 100 100 113
2-28 3-1 3-2 3-3 3-4 3-5	Functional Strap Definitions.  Integrated Pull-Up and Pull-Down Resistors	88 93 95 100 100 113
2-28 3-1 3-2 3-3 3-4 3-5 4-1 4-2	Functional Strap Definitions	88 93 100 100 100 113
2-28 3-1 3-2 3-3 3-4 3-5 4-1 4-2 5-1	Functional Strap Definitions	88 93 100 100 100 113 114
2-28 3-1 3-2 3-3 3-4 3-5 4-1 4-2 5-1 5-2	Functional Strap Definitions	88 95 95 100 100 113 114 117
2-28 3-1 3-2 3-3 3-4 3-5 4-1 4-2 5-1 5-2 5-3	Functional Strap Definitions	88 93 95 100 100 113 114 117 120
2-28 3-1 3-2 3-3 3-4 3-5 4-1 4-2 5-1 5-2 5-3	Functional Strap Definitions	88 93 95 100 100 113 114 120 120 120
2-28 3-1 3-2 3-3 3-4 3-5 4-1 4-2 5-2 5-3 5-4 5-5	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported.	88 93 100 100 113 114 117 120 122 134
2-28 3-1 3-2 3-3-4 3-5 4-1 5-1 5-2 5-5-5 5-6	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported. Start Field Bit Definitions	88 95 100 100 113 114 120 120 134
2-28 3-1 3-2 3-3 3-4 3-5 4-1 4-2 5-1 5-3 5-6 5-7	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported. Start Field Bit Definitions Cycle Type Bit Definitions	88 95 100 100 113 114 120 123 134 135
2-28 3-1 3-2 3-3 3-5 4-2 5-1 5-3 5-5 5-7 5-8	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported. Start Field Bit Definitions. Cycle Type Bit Definitions. Transfer Size Bit Definition.	88 93 95 100 100 113 114 117 120 122 134 135 135
2-28 3-1 3-2 3-3 3-4 3-5 4-1 4-2 5-1 5-3 5-6 5-7	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Transfer Size Bit Definition SYNC Bit Definition	88 95 100 100 100 115 117 117 120 134 135 136
2-28 3-1 3-2 3-3 3-4 4-2 5-1 5-2 5-5 5-7 5-9	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size	88 95 100 100 100 115 114 117 120 122 134 135 136 139 139 139 139 139
2-28 3-1 3-2 3-3 3-4 5-1 5-2 5-4 5-5 5-7 5-9 5-10	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size. Address Shifting in 16-Bit I/O DMA Transfers.	88 93 95 91 100 100 1100 1112 112 112 113 113 113 113 113 113 11
2-28 3-1 3-2 3-3 3-4 4-1 5-2 5-3 5-6 5-7 5-9 5-11	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size. Address Shifting in 16-Bit I/O DMA Transfers.	88 93 95 91 100 100 1100 1112 112 112 113 113 113 113 113 113 11
2-28 3-1 3-2 3-3 3-4 4-1 4-1 5-2 5-4 5-7 5-7 5-9 5-11 5-12	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size. Address Shifting in 16-Bit I/O DMA Transfers.	88 93 95 91 100 100 1100 1112 112 112 113 113 113 113 113 113 11
2-28 3-1 3-2 3-3 3-4 4-1 5-2 5-3 5-6 5-7 5-11 5-12	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported. Start Field Bit Definitions. Cycle Type Bit Definitions. Transfer Size Bit Definition. SYNC Bit Definition DMA Transfer Size. Address Shifting in 16-Bit I/O DMA Transfers. Counter Operating Modes. Interrupt Controller Core Connections.	88 93 95 91 95
2-28 3-1 3-2 3-3-3 3-5-1 5-12 5-2 5-5-5 5-11 5-11 5-11	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors. Power Plane and States for Output and I/O Signals for Desktop Configurations. Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations. Power Plane for Input Signals for Mobile Configurations. POH System Clock Inputs. PCH System Clock Outputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported. Start Field Bit Definitions Cycle Type Bit Definitions Transfer Size Bit Definition. SYNC Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers. Counter Operating Modes Interrupt Controller Core Connections Interrupt Status Registers.	88 93 95 91 95
2-28 3-1 3-2 3-3-3 3-5-1 5-12 5-4 5-7 5-11 5-13 5-11 5-15	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations POWER Plane for Input Signals for Mobile Configurations POWER System Clock Inputs PCH System Clock Outputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions LAN Mode Support LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Cycle Type Bit Definition SYNC Bit Definition DMA Transfer Size Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers Counter Operating Modes Interrupt Controller Core Connections Interrupt Status Registers. Content of Interrupt Vector Byte	88 933 95 91 95
2-28 3-1 3-2 3-3-3 4-2 5-12 5-67 5-11 5-12 5-11 5-11 5-15 5-16	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations POH System Clock Inputs. PCH System Clock Outputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support. LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Cycle Type Bit Definition SYNC Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers. Counter Operating Modes Interrupt Controller Core Connections Interrupt Status Registers. Content of Interrupt Vector Byte APIC Interrupt Mapping1	88 933 95 91 95
2-28 3-1 3-23 3-4 5-12 3-4 5-12 5-13 4-2 5-15 5-11 5-11 5-11 5-11 5-11 5-11	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations POWER For Input Signals fo	88 95 100 100 100 1112 1112 112 1134 1134 114 114 114 114 115 115 115 115 115 11
2-28 3-1 3-23 3-45-1 4-1 5-23 4-1 5-1 5-1 5-1 5-1 5-1 5-1 5-1 5-1 5-1 5	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations POWER For Input Signals fo	88 95 100 100 100 1112 1112 112 1134 1134 114 114 114 114 115 115 115 115 115 11
2-28 3-1 3-3-3-4 4-12 5-23-4 5-12 5-12 5-1	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations PCH System Clock Inputs PCH System Clock Outputs PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers. Counter Operating Modes Interrupt Controller Core Connections Interrupt Status Registers. Content of Interrupt Vector Byte. APIC Interrupt Mapping1 Stop Frame Explanation Data Frame Format. Configuration Bits Reset by RTCRST# Assertion	88 95 100 100 111 112 122 134 135 140 144 145 158 165
2-28 3-12 3-3-3-4 4-12 5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations POH System Clock Inputs. PCH System Clock Inputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types Type 1 Address Format. MSI versus PCI IRQ Actions LAN Mode Support LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Transfer Size Bit Definitions SYNC Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers Counter Operating Modes Interrupt Controller Core Connections Interrupt Status Registers Content of Interrupt Vector Byte APIC Interrupt Mapping1 Stop Frame Explanation Data Frame Format Configuration Bits Reset by RTCRST# Assertion INIT# Going Active	88 95 100 110 111 112 122 134 135 140 144 145 155 165 165
2-28 3-1 3-3-3 3-4-2 5-12 5-5-5-5-5-11 5-12 5-112 5-12 5-1	Functional Strap Definitions.  Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations PCH System Clock Inputs. PCH System Clock Outputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions LAN Mode Support LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Cycle Type Bit Definition SYNC Bit Definition DMA Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers. Counter Operating Modes Interrupt Controller Core Connections. Interrupt Status Registers Content of Interrupt Vector Byte. APIC Interrupt Mapping1 Stop Frame Explanation Data Frame Format Configuration Bits Reset by RTCRST# Assertion INIT# Going Active NMI Sources	95 95 100 110 111 112 112 113 113 113 114 114 115 116 116 116 116
2-28 3-12 3-3-3-4 4-12 5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations PCH System Clock Inputs. PCH System Clock Outputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Cycle Type Bit Definition SYNC Bit Definition DMA Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers Counter Operating Modes Interrupt Controller Core Connections. Interrupt Status Registers Content of Interrupt Vector Byte APIC Interrupt Mapping1 Stop Frame Explanation Data Frame Format Configuration Bits Reset by RTCRST# Assertion INIT# Going Active NMI Sources General Power States for Systems Using the PCH	88 95 100 110 111 112 112 113 113 113 114 115 116 116 116 116 116 116 116
2-28 3-13 3-45-12 3-45-12 5-55-55-55-11 5-11 5-12 5-12 5-12 5	Functional Strap Definitions. Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations PCH System Clock Inputs. PCH System Clock Outputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions. LAN Mode Support LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Cycle Type Bit Definition SYNC Bit Definition DMA Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers Counter Operating Modes Interrupt Controller Core Connections. Interrupt Status Registers Content of Interrupt Vector Byte APIC Interrupt Mapping1 Stop Frame Explanation Data Frame Format Configuration Bits Reset by RTCRST# Assertion INIT# Going Active NMI Sources General Power States for Systems Using the PCH	88 95 100 110 111 112 112 113 113 113 114 115 116 116 116 116 116 116 116
2-28 3-1 3-3-3 3-4 5-12 5-5-5-7 5-112 3-12 3-5-12 5-112 5-112 5-112 5-112 5-12 5-12	Functional Strap Definitions.  Integrated Pull-Up and Pull-Down Resistors Power Plane and States for Output and I/O Signals for Desktop Configurations Power Plane and States for Output and I/O Signals for Mobile Configurations. Power Plane for Input Signals for Desktop Configurations Power Plane for Input Signals for Mobile Configurations PCH System Clock Inputs. PCH System Clock Outputs. PCH System Clock Outputs. PCI Bridge Initiator Cycle Types. Type 1 Address Format. MSI versus PCI IRQ Actions LAN Mode Support LPC Cycle Types Supported Start Field Bit Definitions Cycle Type Bit Definitions Cycle Type Bit Definition SYNC Bit Definition DMA Transfer Size Bit Definition SYNC Bit Definition DMA Transfer Size Address Shifting in 16-Bit I/O DMA Transfers. Counter Operating Modes Interrupt Controller Core Connections. Interrupt Status Registers Content of Interrupt Vector Byte. APIC Interrupt Mapping1 Stop Frame Explanation Data Frame Format Configuration Bits Reset by RTCRST# Assertion INIT# Going Active NMI Sources	883 950 100 110 111 112 112 113 113 114 115 116 116 116 116 116 116 116 116 116



5-26	Sleep Types	172
5-27	Causes of Wake Events	173
5-28	GPI Wake Events	174
5-29	Transitions Due to Power Failure	175
5-30	Transitions Due to Power Button	1/6
5-31	Transitions Due to RI# Signal	1//
5-32	Write Only Registers with Read Paths in ALT Access Mode	1/9
5-33	PIC Reserved Bits Return Values	181
5-34 5-35	Register Write Accesses in ALI Access Mode	101
5-35 5-36	Causes of Host and Global ResetsEvent Transitions that Cause Messages	104
5-37	Multi-activity LED message type	201
5-38	Legacy Replacement Routing	201
5-39	Debug Port Behavior	217
5-40	I <sup>2</sup> C Block Read	222
5-41	Enable for SMBALERT#	224
5-42	Enables for SMBus Slave Write and SMBus Host Events	225
5-43	Enables for the Host Notify Command	225
5-44	Enables for the Host Notify Command	226
5-45	Command Types	227
5-46	Slave Read Cycle Format	228
5-47	Data Values for Slave Read Registers	228
5-48	Host Notify Format	231
5-49	I <sup>2</sup> C Write Commands to the ME	235
5-50	Block Read Command - Byte Definition	236
5-51	Processor Core Read Data Definition	238
5-52	Region Size versus Erase Granularity of Flash Components	251
5-53	Region Access Control Table	254
5-54 5-55	Flack Protection Machaniam Cumanana and Opcode Requirements	25/
5-55 5-56	Flash Protection Mechanism Summary	250
5-57	Pocommonded Pinout for 0-FIII Serial Flash Device	233
5-58	Recommended Pinout for 16-Pin Serial Flash DevicePCH supported Audio formats over HDMI and DisplayPort*	268
5-59	PCH Digital Display Pin Manning	270
6-60	PCH Ballout by Signal name (Desktop Only)	278
6-61	PCH Ballout by Signal name (Mobile Only)	289
6-62	PCH Ballout by Signal name (Mobile Only)	301
8-1	PCH Absolute Maximum Ratings	318
8-2	PCH Power Supply Range	318
8-3	Measured I <sub>CC</sub> (Desktop Only) Measured I <sub>CC</sub> (Mobile Only) DC Characteristic Input Signal Association	319
8-4	Measured ICC (Mobile Only)	320
8-5	DC Characteristic Input Signal Association	322
8-6	DC Input Characteristics DC Characteristic Output Signal Association DC Output Characteristics Other DC Characteristics	324
8-7	DC Characteristic Output Signal Association	32/
8-8	DC Output Characteristics	329
8-9	Other DC Characteristics	331
8-10 8-11	Signal Groups	332
0-11	CRT DAC Signal Group DC Characteristics: Functional Operating Range (VccADAC = 3.3 V ±5%).  LVDS Interface: Functional Operating Range (VccALVDS = 3.3 V ±5%).	333
8-12	(VCADAC - 3.3 V + 5%)	222
8-13	Display Port Auxiliary Signal Group DC Characteristics	333
8-14	PCI Express* Interface Timings	334
8-15	PCI Express* Interface Timings	334
8-16	SDVO Interface Timings	`3`3∆
8-17	DisplayPort Interface Timings (DDP[D:B][3:0])	335
8-18	DisplayPort Aux Interface	335
8-19	DDC Characteristics	
DD	C Signals: CRT_DDC_CLK, CRT_DDC_DATA, L_DDC_CLK, L_DDC_DATA, SDVO_CTRLCLK, SDVO_CTRLDATA, DDP[D:C]_CTRLCLK,	
DD	P[D:C]_CTRLDATA	336
8-20	LVDS Interface AC characteristics at Various Frequencies	
8-21	CRT DAC AC Characteristics	
8-22	Clock Timings	339
8-23 8-24	PCI Interface Timing	342
8-24 8-25	Universal Serial Bus TimingSATA Interface Timings	343
8-26	SMBus Timing	344
8-27	Intal® High Definition Audio Timing	345



8-28	LPC IIIIng	345
8-29	Miscellaneous Timings	345
8-30	SPI Timings (20 MHz)	346
8-31	SPI Timings (33 MHz)	346
8-32	SPI Timings (50 MHz)	34/
8-33	SST Timings.	347
8-34	PECI Timings Power Sequencing and Reset Signal Timings	348
8-35	Power Sequencing and Reset Signal Timings	349
9-1	PCI Devices and Functions	366
9-2	PCI Devices and Functions Fixed I/O Ranges Decoded by Intel® PCH	367
9-3	Variable I/O Decode Ranges	370
9-4	Memory Decode Ranges from Processor Perspective	371
10-1	Chinset Configuration Register Memory Man (Memory Space)	375
11-1	PCI Bridge Register Address Map (PCI-PCI—D30:F0)	423
12-1	Gigabit LAN Configuration Registers Address Map	
	Gigabit LAN Configuration Registers Address Map (Gigabit LAN —D25:F0)	441
13-1	PC Interface PCI Register Address Map (LPC I/F—D31:F0)	455
13-2	DMA Registers	480
13-3	PIC Registers	491
13-4	APIC Direct Registers	490
13-5	APIC Indirect Registers	400
13-6	RTC I/O Registers	504
13-7	RTC (Standard) RAM Bank	505
13-8	Procesor Interface DCI Degister Address Man	500
13-9	Processor Interface PCI Register Address Map	512
13-10	ADM Dogistor Man	217
13-10	APM Register Map	520
13-11	ACPI dilu Legacy I/O Register Map	257
13-12 13-13	TCO I/O Register Address Map.	235
	Registers to Control GPIO Address Map	240
14-1	SATA Controller PCI Register Address Map (SATA-D31:F2)	55/
14-2	Bus Master IDE I/O Register Address Map	584
14-3	AHCI Register Address MapGeneric Host Controller Register Address Map	592
14-4	Generic Host Controller Register Address Map	593
14-5	Port [5:0] DMA Register Address Map	604
15-1	SATA Controller PCI Register Address Map (SATA-D31:F5)	623
15-2	Bus Master IDE I/O Register Address Map	639
16-1	USB EHCI PCI Register Address Map (USB EHCI—D29:F0, D26:F0)	647
16-2	Enhanced Host Controller Capability Registers	668
16-3	Enhanced Host Controller Operational Register Address Map	671
16-4	Debug Port Register Address Map	684
17-1	Intel® High Definition Audio PCI Register Address Map  (Intel® High Definition Audio D27:F0)  Intel® High Definition Audio PCI Register Address Map  (Intel® High Definition Audio PCI Register Address Map  (Intel® High Definition Audio D27:F0)	
	(Intel® High Definition Audio D27:F0)	689
17-2	Intel <sup>®</sup> High Definition Audio PCI Register Address Map	
	(Intel® High Definition Audio D27:F0)	712
18-1	SMBus Controller PCI Register Address Map (SMBus—D31:F3)	739
18-2	SMBus Controller PCI Register Address Map (SMBus—D31:F3)	746
19-1	PCI Express* Configuration Registers Address Map	
_	PCI Express* Configuration Registers Address Map (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/)  Memory-Mapped Registers Serial Peripheral Interface (SPI) Register Address Map (SPI Memory Mapped Configuration Peristers)	757
20-1	Memory-Mapped Registers	797
21-1	Serial Peripheral Interface (SPI) Register Address Man	
	(SPI Memory Mapped Configuration Registers)	805
21-2	Gigabit LAN SPI Flash Program Register Address Map	000
	(GbE LAN Memory Mapped Configuration Registers)	828
22-1	Thermal Sensor Register Address Man	841
22-2	Thermal Sensor Register Address Map	840
23-1	Intel® MEI Configuration Registers Address Map (MEI —D22:F0)	267
23-1	MEIL Configuration Pogisters Address Map (MEI —D22:E1)	272
	MEI1 Configuration Registers Address Map (MEI —D22:F1)  MEI MMIO Register Address Map (VE—D23:F0)	007
23-2 23-3	MEI MMIO Degister Address Man (VE—D23-FU)	00/
	MEI MMIO Register Address Map (VE—D23:F0)	200
23-4 23-5	IDE RADO Register Address Map	072
	IDE BARO Register Address Map	901
23-6	IDE BAR4 Register Address Map Serial Port for Remote Keyboard and Text (KT) Redirection Register Address Map	913
23-7	Serial roit for Remote Reyboard and Text (RT) Regirection Register Address Map	920
23-8	KT IO/ Memory Mapped Device Register Address Map	92/



## **Revision History**

Revision Number	Description	Revision Date
001	Initial release.	September 2009
002	<ul> <li>SATA Port Multiplier Removal</li> <li>1.5V On-Die PLL Voltage Regulator Support Removal</li> <li>Update on Note 9 for Table 2-25. General Purpose I/O Signal</li> <li>Updated GPIO15 and GPIO27 in Table 2-28. Functional Strap Definition</li> <li>Added Measure Icc for SFF Table</li> <li>Updated Measured Icc for Desktop and Mobile Tables</li> <li>Updated Table 2-20 CLKOUTFLEX0 type</li> <li>Updated PCIe Port Configurations</li> <li>Updated PME_B0_S5_DIS Bit Discription</li> <li>Updated Section 5.14.2.2 Advanced TCO Mode</li> <li>Updated Table 9-9 Other DC Characteristics</li> <li>Updated GCAP_ID Default Value</li> <li>Updated t240 and t218 Power Sequencing and Reset Signal Timings</li> <li>Added XTAL25 DC and AC Characteristics</li> <li>Added CEV1 Core Energy Value 1 Register to Section 22.2</li> <li>Updated Desktop SKUs Definitions</li> <li>Added BCLK Input to AC Characteristics</li> <li>Updated MPC2- Miscellaneous Port Configuration Register 2</li> <li>Updated DMIC - DMI Control Register Description</li> <li>Updated NV_CLE Nomical pull-down in Table 3-1. Integrated Pull-ups and Pull-Downs</li> <li>Updated Section 10.1.62 BUC - Backed Up Control Register</li> </ul>	January 2010
003	<ul> <li>Added Intel<sup>®</sup> B55 Express Chipset</li> <li>Updated bit description for USBIRA—USB Initialization Register A</li> <li>Updated Table 2-29. Intel<sup>®</sup> 5 Series Chipset and Intel<sup>®</sup> 3400 Series Chipset Device and Revision ID Table.</li> <li>Updated bit description for GP_RST_SEL1—GPIO Reset Select register</li> <li>Updated bit description for GP_RST_SEL2—GPIO Reset Select register</li> <li>Updated bit description for GP_RST_SEL3—GPIO Reset Select register</li> <li>Updated Table 3-1 to include SPI_CSO#</li> <li>Updated Table 8-1, Storage Conditions</li> <li>Added Section 5.27.2.9 through Section 5.27.2.14</li> <li>Updated Table 8-14, PCI Express* Interface Timings</li> <li>Updated Section 21.1.2, HSFS—Hardware Sequencing Flash Status Register</li> </ul>	June 2010



# Platform Controller Hub (PCH) **Features**

- Direct Media Interface
  - 10 Gb/s each direction, full duplex
  - Transparent to software
- PCI Express\*
  - NEW: 8 PCI Express root ports
  - NEW: PCI Express 2.0 specification running at 2.5 GT/s.
  - NEW: Ports 1-4 or Ports 5-8 can independently be configured to support four x1s, two x2s, one x2 and 2 x1s, or one x4 port widths.
  - Support for full 2.5 Gb/s bandwidth in each direction per x1 lane
  - Module based Hot-Plug supported (such as, ExpressCard\*)
- PCI Bus Interface
  - Supports PCI Rev 2.3 Specification at 33 MHz
  - Four available PCI REQ/GNT pairs
  - Support for 64-bit addressing on PCI using DAC protocol
- Integrated Serial ATA Host Controller
  - Up to six SATA ports
  - Data transfer rates up to 3.0 Gb/s (300 MB/s).
  - Integrated AHCI controller
- External SATA support

   NEW: Port Disable Capability
- Intel<sup>®</sup> Rapid Storage Technology

   Configures the PCH SATA controller as a RAID

   controller supporting RAID 0/1/5/10
- Intel<sup>®</sup> High Definition Audio Interface
  - PCI Express endpoint
  - Independent Bus Master logic for eight general purpose streams: four input and four output
  - Support four external Codecs
  - Supports variable length stream slots
  - Supports multichannel, 32-bit sample depth, 192 kHz sample rate output
  - Provides mic array support
  - Allows for non-48 kHz sampling output
  - Support for ACPI Device States
  - Low Voltage Mode
- Intel<sup>®</sup> Quiet System Technology
   Four TACH signals and Four PWM signals
- Simple Serial Transport (SST) 1.0 Bus and Platform Environmental Control Interface (PECI)

- USB 2.0
  - Two EHCI Host Controllers, supporting up to fourteen external ports
  - Per-Port-Disable Capability
  - Includes up to two USB 2.0 High-speed Debug
  - Supports wake-up from sleeping states S1–S4
  - Supports legacy Keyboard/Mouse software
- Integrated Gigabit LAN Controller
   NEW: PCI Express\* connection

  - Integrated ASF Management Controller
  - Network security with System Defense
  - Supports IEEE 802.3
  - 10/100/1000 Mbps Ethernet Support
  - Jumbo Frame Support
- Intel<sup>®</sup> Active Management Technology with System Defense
  - NEW: Network Outbreak Containment Heuristics
- Intel<sup>®</sup> I/O Virtualization (VT-d) Support
- Intel® Trusted Execution Technology Support
- Power Management Logic
  - Supports ACPI 3.0b
  - ACPI-defined power states (system level S0, S1, S3, S4, and S5 states, various internal device levels of Dx states, and processor driven C states)
  - ACPI Power Management Timer
  - SMI# generation
  - All registers readable/restorable for proper resume from 0 V suspend states
  - Support for A-based legacy power management for non-ACPI implementations
- External Glue Integration
  - Integrated Pull-up, Pull-down and Series Termination resistors on processor interface
  - Integrated Pull-down and Series resistors on USB
- Enhanced DMA Controller
  - Two cascaded 8237 DMA controllers
  - Supports LPC DMA



- SMBus
  - Faster speed, up to 100 kbps
  - Flexible SMBus/SMLink architecture to optimize for ASF
  - Provides independent manageability bus through SMLink interface
  - Supports SMBus 2.0 Specification
  - Host interface allows processor to communicate using SMBus
  - Slave interface allows an internal or external Microcontroller to access system resources
  - Compatible with most two-wire components that are also I<sup>2</sup>C compatible
- High Precision Event Timers
  - Advanced operating system interrupt scheduling
- Timers Based on 82C54
  - System timer, Refresh request, Speaker tone
- Real-Time Clock
  - 256-byte battery-backed CMOS RAM
  - Integrated oscillator components
  - Lower Power DC/DC Converter implementation
- System TCO Reduction Circuits
  - Timers to generate SMI# and Reset upon detection of system hang
  - Timers to detect improper processor reset
  - Integrated processor frequency strap logic
  - Supports ability to disable external devices
- Serial Peripheral Interface (SPI)
   Supports up to two SPI devices

  - Supports 20 MHz, 33 MHz, and 50 MHz SPI devices
  - Support up to two different erase granularities

- Interrupt Controller
  - Supports up to eight PCI interrupt pins
  - Supports PCI 2.3 Message Signaled Interrupts
  - Two cascaded 82C59 with 15 interrupts
  - Integrated I/O APIC capability with 24 interrupts
  - Supports Processor System Bus interrupt delivery
- 1.05 V operation with 1.5 V and 3.3 V I/O
  - 5 V tolerant buffers on PCI, USB and selected Legacy signals
- 1.05 V Core Voltage
- Five Integrated Voltage Regulators for different power rails
- Firmware Hub Interface supports BIOS Memory size up to 8 MB
- Low Pin Count (LPC) I/F
  - Supports two Master/DMA devices.
  - Support for Security Device (Trusted Platform Module) connected to LPC.
- GPIO
  - TTL, Open-Drain, Inversion
  - GPIO bck dbwn
- Package
  - 27 mm x 27 mm FCBGA (Desktop Only)
  - 27 mm x 25 mm FCBGA (Mobile Only)
  - 22 mm x 20 mm FCBGA (Mobile SFF Only)
- Analog Display Port
- Digital Display
  - Three Digital Display ports capable of supporting HDMI/DVI and Display port
  - One Digital Display port supporting SDVO
- LDVS (Mobile Only)
- Intel® Anti-Theft Technology
- **JTAG** 
  - Boundary Scan for testing during board manufacturing

Note: Not all features are available on all PCH SKUs. See Section 1.3 for more details.

8 8



### 1 Introduction

#### 1.1 About This Manual

This document is intended for Original Equipment Manufacturers and BIOS vendors creating Intel $^{\circledR}$  5 Series Chipset and Intel $^{\circledR}$  3400 Series Chipset based products. This document is for the following components:

- Intel<sup>®</sup> 5 Series Chipset
  - Intel<sup>®</sup> P55 Express Chipset
  - Intel<sup>®</sup> H55 Express Chipset
  - Intel<sup>®</sup> H57 Express Chipset
  - Intel<sup>®</sup> Q57 Express Chipset
  - Intel<sup>®</sup> B55 Express Chipset
  - Intel<sup>®</sup> PM55 Express Chipset
  - Intel<sup>®</sup> QM57 Express Chipset
  - Intel<sup>®</sup> HM55 Express Chipset
  - Intel<sup>®</sup> HM57 Express Chipset
  - Intel<sup>®</sup> QS57 Express Chipset
- Intel® 3400 Series Chipset
  - Intel<sup>®</sup> 3400 Chipset
  - Intel<sup>®</sup> 3420 Chipset
  - Intel<sup>®</sup> 3450 Chipset

Section 1.3 provides high-level feature differences for the  $\rm Intel^{\circledR}$  5 Series Chipset and  $\rm Intel^{\circledR}$  3400 Series Chipset.

Note:

Throughout this document, PCH is used as a general term and refers to the Intel $^{\$}$  5 Series Chipset and Intel $^{\$}$  3400 Series Chipset, unless specifically noted otherwise.

Note:

Throughout this document, the term "Desktop" refers to information that is for the Intel P55 Express Chipset, Intel H55 Express Chipset, Intel H57 Express Chipset, Intel Q57 Express Chipset, Intel B55 Express Chipset, Intel Q57 Express

Throughout this document, the term "Mobile Only" refers to information that is for the Intel PM55 Express Chipset, Intel QM57 Express Chipset, Intel HM55 Express Chipset, Intel HM57 Express Chipset, and the Intel QS57 Express Chipset, unless specifically noted otherwise.

This manual assumes a working knowledge of the vocabulary and principles of PCI Express\*, USB, AHCI, SATA, Intel<sup>®</sup> High Definition Audio (Intel<sup>®</sup> HD Audio), SMBus, PCI, ACPI, and LPC. Although some details of these features are described within this manual, see the individual industry specifications listed in Table 1-1 for the complete details.



#### **Table 1-1. Industry Specifications**

Specification	Location
PCI Express* Base Specification, Revision 1.1	http://www.pcisig.com/specifications
PCI Express* Base Specification, Revision 2.0	http://www.pcisig.com/specifications
Low Pin Count Interface Specification, Revision 1.1 (LPC)	http://developer.intel.com/design/ chipsets/industry/lpc.htm
System Management Bus Specification, Version 2.0 (SMBus)	http://www.smbus.org/specs/
PCI Local Bus Specification, Revision 2.3 (PCI)	http://www.pcisig.com/specifications
PCI Power Management Specification, Revision 1.1	http://www.pcisig.com/specifications
Universal Serial Bus Specification (USB), Revision 2.0	http://www.usb.org/developers/docs
Advanced Configuration and Power Interface, Version 3.0b (ACPI)	http://www.acpi.info/spec.htm
Enhanced Host Controller Interface Specification for Universal Serial Bus, Revision 1.0 (EHCI)	http://developer.intel.com/technology/ usb/ehcispec.htm
Serial ATA Specification, Revision 2.5	http://www.serialata.org/
Serial ATA II: Extensions to Serial ATA 1.0, Revision 1.0	http://www.serialata.org/
Serial ATA II Cables and Connectors Volume 2 Gold	http://www.serialata.org/
Alert Standard Format Specification, Version 1.03	http://www.dmtf.org/standards/asf
IEEE 802.3 Fast Ethernet	http://standards.ieee.org/getieee802/
AT Attachment - 6 with Packet Interface (ATA/ATAPI - 6)	http://T13.org (T13 1410D)
IA-PC HPET (High Precision Event Timers) Specification, Revision 0.98a	http://www.intel.com/hardwaredesign/ hpetspec.htm
TPM Specification 1.02, Level 2 Revision 103	http://www.trustedcomputinggroup.org/ specs/TPM
Intel <sup>®</sup> Virtualization Technology	http://www.intel.com/technology/ platform-technology/virtualization/ index.htm

#### Chapter 1. Introduction

 $\begin{array}{c} \textbf{Chapter 1} \ \textbf{introduces the PCH and provides information on manual organization and} \\ \textbf{gives a general overview of the PCH.} \end{array}$ 

#### Chapter 2. Signal Description

Chapter 2 provides a block diagram of the PCH and a detailed description of each signal. Signals are arranged according to interface and details are provided as to the drive characteristics (Input/Output, Open Drain, etc.) of all signals.

#### Chapter 3. PCH Pin States

Chapter 3 provides a complete list of signals, their associated power well, their logic level in each power state, and their logic level before and after reset.

#### Chapter 4. PCH and System Clock Domains

Chapter 4 provides a list of each clock domain associated with the PCH in an Intel<sup>®</sup> 5 Series Chipset or Intel<sup>®</sup> 3400 Series Chipset based system.



#### Chapter 5. Functional Description

Chapter 5 provides a detailed description of the functions in the PCH. All PCI buses, devices and functions in this manual are abbreviated using the following nomenclature; Bus:Device:Function. This manual abbreviates buses as B0 and B1, devices as D22, D25, D25, D26, D27, D28, D29, D30 and D31 and functions as F0, F1, F2, F3, F4, F5, F6 and F7. For example Device 31 Function 0 is abbreviated as D31:F0, Bus 1 Device 8 Function 0 is abbreviated as B1:D8:F0. Generally, the bus number will not be used, and can be considered to be Bus 0. Note that the PCH external PCI bus is typically Bus 1, but may be assigned a different number depending upon system configuration.

#### Chapter 6. Ballout Definition

Chapter 6 provides a table of each signal and its ball assignment in the package.

#### Chapter 7. Package Information

Chapter 7 provides drawings of the physical dimensions and characteristics of the package.

#### Chapter 8. Electrical Characteristics

Chapter 8 provides all AC and DC characteristics including detailed timing diagrams.

#### Chapter 9. Register and Memory Mappings

Chapter 9 provides an overview of the registers, fixed I/O ranges, variable I/O ranges and memory ranges decoded by the PCH.

#### Chapter 10. Chipset Configuration Registers

Chapter 10 provides a detailed description of all registers and base functionality that is related to chipset configuration and not a specific interface (such as LPC, PCI, or PCI Express\*). It contains the root complex register block, which describes the behavior of the upstream internal link.

#### Chapter 11. PCI-to-PCI Bridge Registers

Chapter 11 provides a detailed description of all registers that reside in the PCI-to-PCI bridge. This bridge resides at Device 30, Function 0 (D30:F0).

#### Chapter 12. Integrated LAN Controller Registers

Chapter 12 provides a detailed description of all registers that reside in the PCH's integrated LAN controller. The integrated LAN Controller resides at Device 25, Function 0 (D25:F0).

#### Chapter 13. LPC Bridge Registers

Chapter 13 provides a detailed description of all registers that reside in the LPC bridge. This bridge resides at Device 31, Function 0 (D31:F0). This function contains registers for many different units within the PCH including DMA, Timers, Interrupts, Processor Interface, GPIO, Power Management, System Management and RTC.

#### **Chapter 14. SATA Controller Registers**

Chapter 14 provides a detailed description of all registers that reside in the SATA controller #1. This controller resides at Device 31, Function 2 (D31:F2).

#### Chapter 15. SATA Controller Registers

Chapter 15 provides a detailed description of all registers that reside in the SATA controller #2. This controller resides at Device 31, Function 5 (D31:F5).

#### Chapter 16. EHCI Controller Registers

Chapter 16 provides a detailed description of all registers that reside in the two EHCI host controllers. These controllers reside at Device 29, Function 0 (D29:F0) and Device 26, Function 0 (D26:F0).

#### Chapter 17. Intel® High Definition Audio Controller Registers

Chapter 17 provides a detailed description of all registers that reside in the Intel<sup>®</sup> High Definition Audio controller. This controller resides at Device 27, Function 0 (D27:F0).



#### Chapter 18. SMBus Controller Registers

Chapter 18 provides a detailed description of all registers that reside in the SMBus controller. This controller resides at Device 31, Function 3 (D31:F3).

#### Chapter 19. PCI Express\* Port Controller Registers

Chapter 19 provides a detailed description of all registers that reside in the PCI Express controller. This controller resides at Device 28, Functions 0 to 5 (D28:F0-F7).

#### Chapter 20. High Precision Event Timers Registers

Chapter 20 provides a detailed description of all registers that reside in the multimedia timer memory mapped register space.

#### Chapter 21. Serial Peripheral Interface Registers

Chapter 21 provides a detailed description of all registers that reside in the SPI memory mapped register space.

#### Chapter 22. Thermal Sensors

Chapter 22 provides a detailed description of all registers that reside in the thermal sensors PCI configuration space. The registers reside at Device 31, Function 6 (D31:F6).

#### Chapter 23. Intel<sup>®</sup> Management Engine (Intel<sup>®</sup> ME)

Chapter 23 provides a detailed description of all registers that reside in the Intel ME controller. The registers reside at Device 22, Function 0 (D22:F0).

#### 1.2 Overview

The PCH provides extensive I/O support. Functions and capabilities include:

- PCI Express\* Base Specification, Revision 2.0 support for up to eight ports
- PCI Local Bus Specification, Revision 2.3 support for 33 MHz PCI operations (supports up to four Req/Gnt pairs)
- ACPI Power Management Logic Support, Revision 3.0b
- Enhanced DMA controller, interrupt controller, and timer functions
- Integrated Serial ATA host controllers with independent DMA operation on up to six ports
- USB host interface with support for up to fourteen USB ports; two EHCI high-speed USB 2.0 Host controllers and 2 rate matching hubs
- Integrated 10/100/1000 Gigabit Ethernet MAC with System Defense
- System Management Bus (SMBus) Specification, Version 2.0 with additional support for I<sup>2</sup>C devices
- Supports rItel® High Definition Audio
- Supports rItel® Rapid Storage Technology
- Supports rItel® Active Management Technology
- Supports rItel® Virtualization Technology for Directed I/O
- Supports rItel<sup>®</sup> Trusted Execution Technology
- Supports buffered mode generating extra clocks from a clock chip
- · Analog and Digital Display ports
  - Analog &T
  - HDMI
  - DVI
  - DisplayPort 11
  - SDVO
  - LVDS (Mobile Only)
- Low Pin Count (LPC) interface



- Firmware Hub (FWH) interface support
- Serial Peripheral Interface (SPI) support
- Intel<sup>®</sup> Quiet System Technology (Desktop only)
- Intel<sup>®</sup> Anti-Theft Technology
- JTAG Boundary Scan support

The PCH incorporates a variety of PCI devices and functions, as shown in Table 1-2. They are divided into eight logical devices. The first is the DMI-To-PCI bridge (Device 30). The second device (Device 31) contains most of the standard PCI functions that always existed in the PCI-to-ISA bridges (South Bridges), such as the Intel<sup>®</sup> PIIX4. The third and fourth (Device 29 and Device 26) are the USB host controller devices. The fifth (Device 28) is the PCI Express device. The sixth (Device 27) is the HD Audio controller device, and the seventh (Device 25) is the Gigabit Ethernet controller device. The eighth (Device 22) is the Intel<sup>®</sup> Management Engine Interface Controller.

#### Table 1-2. PCI Devices and Functions

Bus:Device:Function	Function Description
Bus 0:Device 30:Function 0	DMI-to-PCI Bridge
Bus 0:Device 31:Function 0	LPC Controller <sup>1</sup>
Bus 0:Device 31:Function 2	SATA Controller #1
Bus 0:Device 31:Function 5	SATA Controller #2 <sup>3</sup>
Bus 0:Device 31:Function 6	Thermal Subsystem
Bus 0:Device 31:Function 3	SMBus Controller
Bus 0:Device 29:Function 0	USB HS EHCI Controller #1
Bus 0:Device 26:Fucntion 0	USB HS EHCI Controller #2
Bus 0:Device 28:Function 0	PCI Express* Port 1
Bus 0:Device 28:Function 1	PCI Express Port 2
Bus 0:Device 28:Function 2	PCI Express Port 3
Bus 0:Device 28:Function 3	PCI Express Port 4
Bus 0:Device 28:Function 4	PCI Express Port 5
Bus 0:Device 28:Function 5	PCI Express Port 6
Bus 0:Device 28:Function 6	PCI Express Port 7
Bus 0:Device 28:Function 7	PCI Express Port 8
Bus 0:Device 27:Function 0	Intel <sup>®</sup> High Definition Audio Controller
Bus 0:Device 25:Function 0	Gigabit Ethernet Controller
Bus 0:Device 22:Function 0	Intel <sup>®</sup> Management Engine Interface (Intel <sup>®</sup> MEI) #1
Bus 0:Device 22:Function 1	Intel <sup>®</sup> Management Engine Interface (Intel <sup>®</sup> MEI) #2
Bus 0:Device 22:Function 2	IDE-R
Bus 0:Device 22:Function 3	КТ

#### NOTES:

- 1. The PCI-to-LPC bridge contains registers that control LPC, Power Management, System Management, GPIO, Processor Interface, RTC, Interrupts, Timers, and DMA.
- 2. Device 26:Function 2 may be configured as Device 29:Function 3 during BIOS Post.
- 3. SATA Controller 2 is only visible when D31:F2 CC.SCC=01h.



#### 1.2.1 Capability Overview

The following sub-sections provide an overview of the PCH capabilities.

#### Direct Media Interface (DMI)

Direct Media Interface (DMI) is the chip-to-chip connection between the processor and PCH. This high-speed interface integrates advanced priority-based servicing allowing for concurrent traffic and true isochronous transfer capabilities. Base functionality is completely software-transparent, permitting current and legacy software to operate normally.

#### PCI Express\* Interface

The PCH provides up to 8 PCI Express Root Ports, supporting the PCI Express Base Specification, Revision 2.0. Each Root Port supports 2.5 Gb/s bandwidth in each direction (5 Gb/s concurrent). PCI Express Root Ports 1-4 and Ports 5-8 can be independently configured as four x1s, two x2s, one x2 and 2 x1s, or one x4 port widths.

#### Serial ATA (SATA) Controller

The PCH has two integrated SATA host controllers that support independent DMA operation on up to six ports and supports data transfer rates of up to 3.0 GB/s (300 MB/s). The SATA controller contains two modes of operation—a legacy mode using I/O space, and an AHCI mode using memory space. Software that uses legacy mode will not have AHCI capabilities.

The PCH supports the *Serial ATA Specification*, Revision 1.0a. The PCH also supports several optional sections of the Serial ATA II: Extensions to *Serial ATA 1.0 Specification*, Revision 1.0 (AHCI support is required for some elements).

#### AHCI

The PCH provides hardware support for Advanced Host Controller Interface (AHCI), a new programming interface for SATA host controllers. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices—each device is treated as a master—and hardware-assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug. AHCI requires appropriate software support (such as an AHCI driver) and for some features, hardware support in the SATA device or additional platform hardware. See Section 1.3 for details on SKU feature availability.

#### Intel® Rapid Storage Technology

The PCH provides support for Intel® Rapid Storage Technology, providing both AHCI (see above for details on AHCI) and integrated RAID functionality. The industry-leading RAID capability provides high-performance RAID 0, 1, 5, and 10 functionality on up to 6 SATA ports of the PCH. Matrix RAID support is provided to allow multiple RAID levels to be combined on a single set of hard drives, such as RAID 0 and RAID 1 on two disks. Other RAID features include hot spare support, SMART alerting, and RAID 0 auto replace. Software components include an Option ROM for pre-boot configuration and boot functionality, a Microsoft Windows\* compatible driver, and a user interface for configuration and management of the RAID capability of the PCH. See Section 1.3 for details on SKU feature availability.



#### PCI Interface

The PCH PCI interface provides a 33 MHz, Revision 2.3 implementation. The PCH integrates a PCI arbiter that supports up to four external PCI bus masters in addition to the internal PCH requests. This allows for combinations of up to four PCI down devices and PCI slots.

#### Low Pin Count (LPC) Interface

The PCH implements an LPC Interface as described in the *LPC 1.1 Specification*. The Low Pin Count (LPC) bridge function of the PCH resides in PCI Device 31:Function 0. In addition to the LPC bridge interface function, D31:F0 contains other functional units including DMA, interrupt controllers, timers, power management, system management, GPIO, and RTC.

#### Serial Peripheral Interface (SPI)

The PCH implements an SPI Interface as an alternative interface for the BIOS flash device. An SPI flash device can be used as a replacement for the FWH, and is required to support Gigabit Ethernet, Intel<sup>®</sup> Active Management Technology and integrated Intel<sup>®</sup> Quiet System Technology. The PCH supports up to two SPI flash devices with speeds of up to 50 MHz using two chip select pins.

# Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)

The DMA controller incorporates the logic of two 82C37 DMA controllers, with seven independently programmable channels. Channels 0–3 are hardwired to 8-bit, count-by-byte transfers, and channels 5–7 are hardwired to 16-bit, count-by-word transfers. Any two of the seven DMA channels can be programmed to support fast Type-F transfers. Channel 4 is reserved as a generic bus master request.

The PCH supports LPC DMA, which is similar to ISA DMA, through the PCH's DMA controller. LPC DMA is handled through the use of the LDRQ# lines from peripherals and special encoding on LAD[3:0] from the host. Single, Demand, Verify, and Increment modes are supported on the LPC interface.

The timer/counter block contains three counters that are equivalent in function to those found in one 82C54 programmable interval timer. These three counters are combined to provide the system timer function, and speaker tone. The 14.31818 MHz oscillator input provides the clock source for these three counters.

The PCH provides an ISA-Compatible Programmable Interrupt Controller (PIC) that incorporates the functionality of two 82C59 interrupt controllers. The two interrupt controllers are cascaded so that 14 external and two internal interrupts are possible. In addition, the PCH supports a serial interrupt scheme.

All of the registers in these modules can be read and restored. This is required to save and restore system state after power has been removed and restored to the platform.

#### Advanced Programmable Interrupt Controller (APIC)

In addition to the standard ISA compatible Programmable Interrupt controller (PIC) described in the previous section, the PCH incorporates the Advanced Programmable Interrupt Controller (APIC).



#### Universal Serial Bus (USB) Controllers

The PCH contains up to two Enhanced Host Controller Interface (EHCI) host controllers that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to 480 Mb/s. The PCH also contains two Rate Matching Hubs (RMH) that support USB full-speed and low-speed signaling.

The PCH supports up to fourteen USB 2.0 ports. All fourteen ports are high-speed, full-speed, and low-speed capable.

#### **Gigabit Ethernet Controller**

The Gigabit Ethernet Controller provides a system interface using a PCI function. The controller provides a full memory-mapped or IO mapped interface along with a 64 bit address master support for systems using more than 4 GB of physical memory and DMA (Direct Memory Addressing) mechanisms for high performance data transfers. Its bus master capabilities enable the component to process high-level commands and perform multiple operations; this lowers processor utilization by off-loading communication tasks from the processor. Two large configurable transmit and receive FIFOs (up to 20 KB each) help prevent data underruns and overruns while waiting for bus accesses. This enables the integrated LAN controller to transmit data with minimum interframe spacing (IFS).

The LAN controller can operate at multiple speeds (10/100/1000 MB/s) and in either full duplex or half duplex mode. In full duplex mode the LAN controller adheres with the *IEEE 802.3x Flow Control* Specification. Half duplex performance is enhanced by a proprietary collision reduction mechanism. See Section 5.3 for details.

#### **RTC**

The PCH contains a Motorola\* MC146818B-compatible real-time clock with 256 bytes of battery-backed RAM. The real-time clock performs two key functions: keeping track of the time of day and storing system data, even when the system is powered down. The RTC operates on a 32.768 KHz crystal and a 3 V battery.

The RTC also supports two lockable memory ranges. By setting bits in the configuration space, two 8-byte ranges can be locked to read and write accesses. This prevents unauthorized reading of passwords or other system security information.

The RTC also supports a date alarm that allows for scheduling a wake up event up to 30 days in advance, rather than just 24 hours in advance.

#### **GPIO**

Various general purpose inputs and outputs are provided for custom system design. The number of inputs and outputs varies depending on the PCH's configuration.

#### **Enhanced Power Management**

The PCH power management functions include enhanced clock control and various low-power (suspend) states (such as, Suspend-to-RAM and Suspend-to-Disk). A hardware-based thermal management circuit permits software-independent entrance to low-power states. The the PCH contains full support for the *Advanced Configuration and Power Interface (ACPI) Specification*, Revision 3.0a.



# Intel® Active Management Technology (Intel® AMT) (Not available on all the Intel® 5 Series Chipset or Intel® 3400 Series Chipset SKUs)

Intel $^{\circledR}$  Active Management Technology is the next generation of client manageability using the wired network. Intel $^{\circledR}$  AMT is a set of advanced manageability features developed as a direct result of IT customer feedback gained through Intel market research. With the new implementation of System Defense in the PCH, the advanced manageability feature set of Intel $^{\circledR}$  AMT is further enhanced. See Section 1.3 for details on SKU feature availability.

#### Manageability

In addition to Intel<sup>®</sup> AMT, the PCH integrates several functions designed to manage the system and lower the total cost of ownership (TCO) of the system. These system management functions are designed to reporterrors, diagnose the system, and recover from system lockups without the aid of an external microcontroller.

- TCO Timer. The PCH's integrated programmable TCO timer is used to detect system locks. The first expiration of the timer generates an SMI# that the system can use to recover from a software lock. The second expiration of the timer causes a system reset to recover from a hardware lock.
- **Processor Present Indicator**. The PCH looks for the processor to fetch the first instruction after reset. If the processor does not fetch the first instruction, the PCH will reboot the system.
- ECC Error Reporting. When detecting an ECC error, the host controller has the ability to send one of several messages to the PCH. The host controller can instruct the PCH to generate either an SMI#, NMI, SERR#, or TCO interrupt.
- Function Disable. The PCH provides the ability to disable the following integrated functions: LAN, USB, LPC, Intel<sup>®</sup> HD Audio, SATA, PCI Express or SMBus. Once disabled, these functions no longer decode I/O, memory, or PCI configuration space. Also, no interrupts or power management events are generated from the disabled functions.
- Intruder Detect. The PCH provides an input signal (INTRUDER#) that can be attached to a switch that is activated by the system case being opened. The PCH can be programmed to generate an SMI# or TCO interrupt due to an active INTRUDER# signal.

#### System Management Bus (SMBus 2.0)

The PCH contains an SMBus Host interface that allows the processor to communicate with SMBus slaves. This interface is compatible with most  $\rm I^2C$  devices. Special  $\rm I^2C$  commands are implemented.

The PCH's SMBus host controller provides a mechanism for the processor to initiate communications with SMBus peripherals (slaves). Also, the PCH supports slave functionality, including the Host Notify protocol. Hence, the host controller supports eight command protocols of the SMBus interface (see *System Management Bus (SMBus) Specification*, Version 2.0): Quick Command, Send Byte, Receive Byte, Write Byte/Word, Read Byte/Word, Process Call, Block Read/Write, and Host Notify.

The PCH SMBus also implements hardware-based Packet Error Checking for data robustness and the Address Resolution Protocol (ARP) to dynamically provide address to all SMBus devices.



#### Intel® High Definition Audio Controller

The  $Intel^{\circledR}$  High Definition Audio Specification defines a digital interface that can be used to attach different types of codecs, such as audio and modem codecs. The PCH's Intel $^{\circledR}$  HD Audio controller supports up to 4 codecs. The link can operate at either 3.3 V or 1.5 V.

With the support of multi-channel audio stream, 32-bit sample depth, and sample rate up to  $192\,\mathrm{kHz}$ , the Intel® HD Audio controller provides audio quality that can deliver CE levels of audio experience. On the input side, the PCH adds support for an array of microphones.

#### Intel® Quiet System Technology (Intel® QST)

The PCH integrates four fan speed sensors (four TACH signals) and four fan speed controllers (three Pulse Width Modulator signals), which enables monitoring and controlling up to four fans on the system. With the new implementation of the single-wire Simple Serial Transport (SST) 1.0 bus and Platform Environmental Control Interface (PECI), the PCH provides an easy way to connect to SST-based thermal sensors and access the processor thermal data. In addition, coupled with the new sophisticated fan speed control algorithms, Intel® QST provides effective thermal and acoustic management for the platform.

Note:

Intel $^{\circledR}$  Quiet System Technology functionality requires a correctly configured system, including an appropriate processor, Intel $^{\circledR}$  Management Engine firmware, and system BIOS support.

# Intel<sup>®</sup> Anti-Theft Technology (Not available on all the Intel<sup>®</sup> 5 Series Chipset or Intel<sup>®</sup> 3400 Series Chipset SKUs)

The PCH introduces a new hardware-based security technology which encrypts data stored on any SATA compliant HDD in AHCI Mode. This feature gives the end-user the ability to restrict access to HDD data by unknown parties. Intel<sup>®</sup> Anti-Theft Technology can be used alone or can be combined with software encryption applications to add protection against data theft.

Intel $^{\circledR}$  Anti-Theft Technology functionality requires a correctly configured system, including an appropriate processor, Intel $^{\circledR}$  Management Engine firmware, and system BIOS support.

#### Intel® Virtualization Technology for Directed I/O (Intel® VT-d)

The PCH provides hardware support for implementation of Intel  $^{\circledR}$  Virtualization Technology with Directed I/O (Intel  $^{\circledR}$  VT-d). Intel  $^{\circledR}$  VT-d Technology consists of technology components that support the virtualization of platforms based on Intel  $^{\circledR}$  Architecture Processors. Intel  $^{\circledR}$  VT-d Technology enables multiple operating systems and applications to run in independent partitions. A partition behaves like a virtual machine (VM) and provides isolation and protection across partitions. Each partition is allocated its own subset of host physical memory.



#### JTAG Boundary-Scan

The PCH adds the industry standard JTAG interface and enables Boundary-Scan in place of the XOR chains used in previous generations. Boundary-Scan can be used to ensure device connectivity during the board manufacturing process. The JTAG interface allows system manufacturers to improve efficiency by using industry available tools to test the PCH on an assembled board. Since JTAG is a serial interface, it eliminates the need to create probe points for every pin in an XOR chain. This eases pin breakout and trace routing and simplifies the interface between the system and a bed-of-nails tester.

Note:

Contact your local Intel Field Sales Representative for additional information about JTAG usage on the PCH.

#### KVM/Serial Over Lan (SOL) Function

These functions support redirection of keyboard, mouse, and text screen to a terminal window on a remote console. The keyboard, mouse, and text redirection enables the control of the client machine through the network without the need to be physically near that machine. Text, mouse, and keyboard redirection allows the remote machine to control and configure the client by entering BIOS setup. The KVM/SOL function emulates a standard PCI serial port and redirects the data from the serial port to the management console using LAN. KVM has additional requirements of internal graphics and SOL may be used when KVM is not supported.

#### **IDE-R Function**

The IDE-R function is an IDE Redirection interface that provides client connection to management console ATA/ATAPI devices. When booting from IDE-R, the IDE-R interface will send the client's ATA/ATAPI command to the management console. The management console will then provide a response command back to the client. A remote machine can setup a diagnostic SW or OS installation image and direct the client to boot from IDE-R. The IDE-R interface is the same as the IDE interface and is compliant with ATA/ATAPI-6 specifications. IDE-R does not conflict with the usage of PXE boot. The system can support both interfaœs and continue to boot fromthe PXE as with any other boot devices. However, during management boot session, the Intel<sup>®</sup> AMT solution will use IDE-R when remote boot is required. The devices attached to the IDE-R channel are only visible to software during management boot session. During normal boot session, the IDE-R channel does not appear as a present device.



# 1.3 Intel<sup>®</sup> 5 Series Chipset and Intel<sup>®</sup> 3400 Series Chipset SKU Definition

Table 1-3. Intel® 5 Series Chipset Desktop SKUs

Feature Set		SKU Name(s)				
		Q57	H57	H55	P55	B55
PCI Express*	2.0 Ports	8	8	6 <sup>5</sup>	8	65
USB* 2.0 Port	S	14	14	12 <sup>4</sup>	14	124
SATA Ports		6	6	6	6	6
HDMI/DVI/VG	A/SDVO/DisplayPort	Yes	Yes	Yes	No	Yes
LVDS		No	No	No	No	No
Integrated Gra	aphics Support with PAVP 1.5	Yes	Yes	Yes	No	Yes
Intel <sup>®</sup> Quiet S	ystem Technology	Yes	Yes	Yes	No	Yes
Intel <sup>®</sup> Rapid	AHCI	Yes	Yes	Yes	Yes	Yes
Storage Technology	Raid 0/1/5/10 Support	Yes	Yes	No	Yes	No
Intel <sup>®</sup> ME Igni	tion FW only	No	No	No	Yes	No
Intel <sup>®</sup> AT		Yes	No	No	No	No
Intel® AMT 6.0	0	Yes	No	No	No	No
Intel <sup>®</sup> Remote PC Assist Technology for Business		Yes	No	No	No	No
Intel <sup>®</sup> Remote Consumer	No	Yes	Yes	No	No	
Intel <sup>®</sup> Remote	· Wake Technology	No	Yes	Yes	No	No

#### NOTES:

- 1. Contact your local Intel Field Sales Representative for currently available PCH SKUs.
- 2. Table above shows feature difference between the PCH skus. If a feature is not listed in the table it is considered a Base feature that is included in all SKUs.
- 3. The PCH provides hardware support for AHCI functionality when enabled by appropriate system configurations and software drivers.
- 4. USB ports 6 and 7 are disabled
- 5. PCIe\* ports 7 and 8 are disabled



### Table 1-4. Intel® 5 Series Chipset Mobile SKUs

Feature Set		SKU Name(s)				
'	QM57	HM57	PM55	HM55	QS57	
PCI Express* 2	.0 Ports	8	8	8	6 <sup>5</sup>	8
USB* 2.0 Ports		14	14	14	12 <sup>4</sup>	14
SATA Ports		6	6	6	4 <sup>6</sup>	6
HDMI/DVI/VGA	/SDVO/DisplayPort	Yes	Yes	No	Yes	Yes
LVDS		Yes	Yes	No	Yes	Yes
Graphics Suppo	ort with PAVP 1.5	Yes	Yes	No	Yes	Yes
Intel <sup>®</sup> Quiet Sy	stem Technology	No	No	No	No	No
Intel <sup>®</sup> Rapid	AHCI	Yes	Yes	Yes	Yes	Yes
Storage Technology	Raid 0/1/5/10 Support	Yes	Yes	Yes	No	Yes
Intel <sup>®</sup> ME Ignit	ion FW only	No	No	Yes	No	No
Intel <sup>®</sup> AT		Yes	Yes	No	Yes	Yes
Intel <sup>®</sup> Active Managment Technology (Intel AMT) 6.0		Yes	No	No	No	Yes
Intel <sup>®</sup> Remote Business	Yes	No	No	No	Yes	
Intel <sup>®</sup> Remote Consumer	No	Yes	No	No	No	
Intel <sup>®</sup> Remote	Wake Technology	No	No	No	No	No

#### NOTES:

- Contact your local Intel Field Sales Representative for currently available PCH SKUs.
- 2. Table above shows feature difference between the PCH SKUs. If a feature is not listed in the table it is considered a Base feature that is included in all skus.
- 3. The PCH provides hardware support for AHCI functionality when enabled by appropriate system configurations and software drivers. USB ports 6 and 7 are disabled
- 4.
- 5. PCIe\* ports 7 and 8 are disabled
- 6. SATA ports 2 and 3 are disabled



Table 1-5. Intel® 3400 Series Chipset Server SKUs

		SKU Name(s)			
ı	Feature Set	Intel <sup>®</sup> 3400 Chipset	Intel <sup>®</sup> 3420 Chipset	Intel <sup>®</sup> 3450 Chipset	
PCI Express* 2.	.0 Ports	6 <sup>7</sup>	8	8	
USB* 2.0 Ports		8 <sup>5</sup>	12 <sup>4</sup>	14	
SATA Ports		4 <sup>6</sup>	6	6	
HDMI/DVI/VGA,	/SDVO/DisplayPort	No	No	Yes	
LVDS		No	No	No	
Graphics Suppo	rt with PAVP 1.5	No	No	Yes	
Intel <sup>®</sup> Quiet Sy	stem Technology	No	No	Yes	
Intel <sup>®</sup> Rapid	AHCI	No <sup>3</sup>	Yes	Yes	
Storage Technology	Raid 0/1/5/10 Support	No	Yes	Yes	
Intel <sup>®</sup> ME Igniti	ion FW only	Yes	Yes	No	
Intel <sup>®</sup> AT		No	No	Yes	
Intel <sup>®</sup> AMT 6.0		No	No	Yes	
Intel <sup>®</sup> Remote F Business	PC Assist Technology for	No	No	Yes	
Intel <sup>®</sup> Remote F Consumer	PC Assist Technology for	No	No	No	
Intel <sup>®</sup> Remote	Wake Technology	No	No	Yes	

#### NOTES:

- 1. Contact your local Intel Field Sales Representative for currently available PCH skus
- 2. Table above shows feature difference between the PCH skus. If a feature is not listed in the table it is considered a Base feature that is included in all skus.
- 3. The PCH provides hardware support for AHCI functionality when enabled by appropriate system configurations and software drivers.
- 4. USB ports 6 and 7 are disabled
- 5. USB ports 8, 9, 10, 11, 12 and 13 are disabled
- 6. SATA ports 2 and 3 are disabled
- 7. PCIe\* ports 7 and 8 are disabled

### 1.4 Reference Documents

Document	Document Number / Location
Intel <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update	http://download.intel.com/ design/processor/ specupdt/322166.pdf
Intel <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Thermal Mechanical Specifications and Design Guidelines	www.intel.com/Assets/ PDF/designguide/ 322171.pdf

§ §



# 2 Signal Description

This chapter provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface.

The "#" symbol at the end of the signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present, the signal is asserted when at the high voltage level.

The "†" symbol at the end of the signal name indicates that the signal is mobile only.

The following notations are used to describe the signal type:

I Input PinO Output Pin

**OD O** Open Drain Output Pin.

I/OD Bi-directional Input/Open Drain Output Pin.

I/O Bi-directional Input / Output Pin.

**CMOS** CMOS buffers. 1.5 V tolerant.

COD CMOS Open Drain buffers. 3.3 V tolerant.


HVCMOS High Voltage CMOS buffers. 3.3 V tolerant.

A Analog reference or output.

The "Type" for each signal is indicative of the functional operating mode of the signal. Unless otherwise noted in Section 3.2 or Section 3.3, a signal is considered to be in the functional operating mode after RTCRST# de-asserts for signals in the RTC well, after RSMRST# de-asserts for signals in the suspend well, after PWROK asserts for signals in the core well, and after LAN\_RST# de-asserts for signals in the LAN well.



Figure 2-1. PCH Interface Signals Block Diagram





# 2.1 Direct Media Interface (DMI) to Host Controller

Table 2-1. Direct Media Interface Signals

Name	Туре	Description
DMIOTXP, DMIOTXN	0	Direct Media Interface Differential Transmit Pair 0
DMIORXP, DMIORXN	I	Direct Media Interface Differential Receive Pair 0
DMI 1TXP, DMI 1TXN	0	Direct Media Interface Differential Transmit Pair 1
DMI 1RXP, DMI 1RXN	I	Direct Media Interface Differential Receive Pair 1
DMI2TXP, DMI2TXN	0	Direct Media Interface Differential Transmit Pair 2
DMI2RXP, DMI2RXN	I	Direct Media Interface Differential Receive Pair 2
DMI3TXP, DMI3TXN	0	Direct Media Interface Differential Transmit Pair 3
DMI 3RXP, DMI 3RXN	I	Direct Media Interface Differential Receive Pair 3
DMI_ZCOMP	I	Impedance Compensation Input: Determines DMI input impedance.
DMI_IRCOMP	0	Impedance/Current Compensation Output: Determines DMI output impedance and bias current.

# 2.2 PCI Express\*

Table 2-2. PCI Express\* Signals

Name	Туре	Description
PETp1, PETn1	0	PCI Express* Differential Transmit Pair 1
PERp1, PERn1	I	PCI Express Differential Receive Pair 1
PETp2, PETn2	0	PCI Express Differential Transmit Pair 2
PERp2, PERn2	I	PCI Express Differential Receive Pair 2
PETp3, PETn3	0	PCI Express Differential Transmit Pair 3
PERp3, PERn3	I	PCI Express Differential Receive Pair 3
PETp4, PETn4	0	PCI Express Differential Transmit Pair 4
PERp4, PERn4	I	PCI Express Differential Receive Pair 4
PETp5, PETn5	0	PCI Express Differential Transmit Pair 5
PERp5, PERn5	I	PCI Express Differential Receive Pair 5
PETp6, PETn6	0	PCI Express Differential Transmit Pair 6
PERp6, PERn6	I	PCI Express Differential Receive Pair 6



### Table 2-2. PCI Express\* Signals

Name	Туре	Description
PETp7, PETn7	0	PCI Express Differential Transmit Pair 7 NOTE: Port 7 may not be available in all PCH SKUs. Please see Chapter 1.3 for more information.
PERp7, PERn7	I	PCI Express Differential Receive Pair 7  NOTE: Port 7 may not be available in all PCH SKUs. Please see  Chapter 1.3 for more information.
PETp8, PETn8	0	PCI Express Differential Transmit Pair 8 NOTE: Port 8 may not be available in all PCH SKUs. Please see Chapter 1.3 for more information.
PERp8, PERn8	I	PCI Express Differential Receive Pair 8 NOTE: Port 8 may not be available in all PCH SKUs. Please see Chapter 1.3 for more information.

### 2.3 Firmware Hub Interface

#### Table 2-3. Firmware Hub Interface Signals

Name	Туре	Description
FWH[3:0] / LAD[3:0]	I/O	<b>Firmware Hub Signals</b> . These signals are multiplexed with the LPC address signals.
FWH4 / LFRAME#	0	Firmware Hub Signals. This signal is multiplexed with the LPC LFRAME# signal.
INIT3_3V#	0	Initialization 3.3 V: INIT3_3V# is asserted by the PCH for 16 PCI clocks to reset the processor. This signal is intended for Firmware Hub.



### 2.4 PCI Interface

Table 2-4. PCI Interface Signals (Sheet 1 of 3)

Name	Туре	Description
AD[31:0]	I/O	PCI Address/Data: AD[31:0] is a multiplexed address and data bus. During the first clock of a transaction, AD[31:0] contain a physical address (32 bits). During subsequent clocks, AD[31:0] contain data. The PCH will drive all 0s on AD[31:0] during the address phase of all PCI Special Cycles.
C/BE[3:0]#	I/O	Bus Command and Byte Enables: The command and byte enable signals are multiplexed on the same PCI pins. During the address phase of a transaction, C/BE[3:0]# define the bus command. During the data phase C/BE[3:0]# define the Byte Enables.  C/BE[3:0]# Command Type  0000b
DEVSEL#	I/O	Device Select: The PCH asserts DEVSEL# to claim a PCI transaction. As an output, the PCH asserts DEVSEL# when a PCI master peripheral attempts an access to an internal PCH address or an address destined for DMI (main memory or graphics). As an input, DEVSEL# indicates the response to a PCH-initiated transaction on the PCI bus. DEVSEL# is tri-stated from the leading edge of PLTRST#. DEVSEL# remains tri-stated by the PCH until driven by a target device.
FRAME#	I/O	Cycle Frame: The current initiator drives FRAME# to indicate the beginning and duration of a PCI transaction. While the initiator asserts FRAME#, data transfers continue. When the initiator negates FRAME#, the transaction is in the final data phase. FRAME# is an input to the PCH when the PCH is the target, and FRAME# is an output from the PCH when the PCH is the initiator. FRAME# remains tri-stated by the PCH until driven by an initiator.



Table 2-4. PCI Interface Signals (Sheet 2 of 3)

Name	Туре	Description
IRDY#	I/O	Initiator Ready: IRDY# indicates the PCH ability, as an initiator, to complete the current data phase of the transaction. It is used in conjunction with TRDY#. A data phase is completed on any clock both IRDY# and TRDY# are sampled asserted. During a write, IRDY# indicates the PCH has valid data present on AD[31:0]. During a read, it indicates the PCH is prepared to latch data. IRDY# is an input to the PCH when the PCH is the target and an output from the PCH when the PCH is an initiator. IRDY# remains tri-stated by the PCH until driven by an initiator.
TRDY#	I/O	Target Ready: TRDY# indicates the PCH ability, as a target, to complete the current data phase of the transaction. TRDY# is used in conjunction with IRDY#. A data phase is completed when both TRDY# and IRDY# are sampled asserted. During a read, TRDY# indicates that the PCH, as a target, has placed valid data on AD[31:0]. During a write, TRDY# indicates the PCH, as a target is prepared to latch data. TRDY# is an input to the PCH when the PCH is the initiator and an output from the PCH when the PCH is a target. TRDY# is tri-stated from the leading edge of PLTRST#. TRDY# remains tri-stated by the PCH until driven by a target.
STOP#	I/O	<b>Stop</b> : STOP# indicates that the PCH, as a target, is requesting the initiator to stop the current transaction. STOP# causes the PCH, as an initiator, to stop the current transaction. STOP# is an output when the PCH is a target and an input when the PCH is an initiator.
PAR	I/O	Calculated/Checked Parity: PAR uses "even" parity calculated on 36 bits, AD[31:0] plus C/BE[3:0]#. "Even" parity means that the PCH counts the number of ones within the 36 bits plus PAR and the sum is always even. The PCH always calculates PAR on 36 bits regardless of the valid byte enables. The PCH generates PAR for address and data phases and only ensures PAR to be valid one PCI clock after the corresponding address or data phase. The PCH drives and tri-states PAR identically to the AD[31:0] lines except that the PCH delays PAR by exactly one PCI clock. PAR is an output during the address phase (delayed one clock) for all PCH initiated transactions. PAR is an output during the data phase (delayed one clock) when the PCH is the initiator of a PCI write transaction, and when it is the target of a read transaction. The PCH checks parity when it is the target of a PCI write transaction. If a parity error is detected, the PCH will set the appropriate internal status bits, and has the option to generate an NMI# or SMI#.
PERR#	I/O	Parity Error: An external PCI device drives PERR# when it receives data that has a parity error. The PCH drives PERR# when it detects a parity error. The PCH can either generate an NMI# or SMI# upon detecting a parity error (either detected internally or reported using the PERR# signal).
REQ0# REQ1#/ GPIO50 REQ2#/ GPIO52 REQ3#/GPIO54	I	PCI Requests: The PCH supports up to 4 masters on the PCI bus. REQ[3:1]# pins can instead be used as GPIO.



Table 2-4. PCI Interface Signals (Sheet 3 of 3)

Name	Туре	Description
GNTO# GNT1#/ GPIO51 GNT2#/ GPIO53 GNT3#/GPIO55	0	PCI Grants: The PCH supports up to 4 masters on the PCI bus. GNT[3:1]# pins can instead be used as GPIO. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.  NOTE: GNT[3:0]# are sampled as a functional strap. See Section 2.28.1 for details.
CLKIN_PCILOO PBACK	I	PCI Clock: This is a 33 MHz clock feedback input to reduce skew between PCH PCI clock and clock observed by connected PCI devices. This signal must be connected to one of the pins in the group CLKOUT_PCI[4:0]
PCIRST#	0	PCI Reset: This is the Secondary PCI Bus reset signal. It is a logical OR of the primary interface PLTRST# signal and the state of the Secondary Bus Reset bit of the Bridge Control register (D30:F0:3Eh, bit 6).
PLOCK#	I/O	PCI Lock: This signal indicates an exclusive bus operation and may require multiple transactions to complete. The PCH asserts PLOCK# when it performs non-exclusive transactions on the PCI bus. PLOCK# is ignored when PCI masters are granted the bus.
SERR#	I/OD	<b>System Error</b> : SERR# can be pulsed active by any PCI device that detects a system error condition. Upon sampling SERR# active, the PCH has the ability to generate an NMI, SMI#, or interrupt.
PME#	I/OD	PCI Power Management Event: PCI peripherals drive PME# to wake the system from low-power states S1-S5. PME# assertion can also be enabled to generate an SCI from the S0 state. In some cases the PCH may drive PME# active due to an internal wake event. The PCH will not drive PME# high, but it will be pulled up to VccSus3_3 by an internal pull-up resistor.

### 2.5 Serial ATA Interface

### Table 2-5. Serial ATA Interface Signals (Sheet 1 of 3)

Name	Туре	Description
SATAOTXP SATAOTXN	0	Serial ATA 0 Differential Transmit Pairs: These are outbound high-speed differential signals to Port 0. In compatible mode, SATA Port 0 is the primary master of SATA Controller 1.
SATAORXP SATAORXN	I	Serial ATA O Differential Receive Pair: These are inbound high- speed differential signals from Port 0. In compatible mode, SATA Port 0 is the primary master of SATA Controller 1.
SATA1TXP SATA1TXN	0	Serial ATA 1 Differential Transmit Pair: These are outbound high-speed differential signals to Port 1.  In compatible mode, SATA Port 1 is the secondary master of SATA Controller 1.
SATA1RXP SATA1RXN	I	Serial ATA 1 Differential Receive Pair: These are inbound high- speed differential signals from Port 1. In compatible mode, SATA Port 1 is the secondary master of SATA Controller 1.



Table 2-5. Serial ATA Interface Signals (Sheet 2 of 3)

Name	Туре	Description
SATA2TXP SATA2TXN	0	Serial ATA 2 Differential Transmit Pair: These are outbound high-speed differential signals to Port 2.  In compatible mode, SATA Port 2 is the primary slave of SATA Controller 1.  NOTE: SATA Port 2 may not be available in all PCH SKUs.
SATA2RXP SATA2RXN	I	Serial ATA 2 Differential Receive Pair: These are inbound high-speed differential signals from Port 2.  In compatible mode, SATA Port 2 is the primary slave of SATA Controller 1.  NOTE: SATA Port 2 may not be available in all PCH SKUs.
SATA3TXP SATA3TXN	0	Serial ATA 3 Differential Transmit Pair: These are outbound high-speed differential signals to Port 3  In compatible mode, SATA Port 3 is the secondary slave of SATA Controller 1.  NOTE: SATA Port 3 may not be available in all PCH SKUs.
SATA3RXP SATA3RXN	I	Serial ATA 3 Differential Receive Pair: These are inbound high-speed differential signals from Port 3 In compatible mode, SATA Port 3 is the secondary slave of SATA Controller 1.  NOTE: SATA Port 3 may not be available in all PCH SKUs.
SATA4TXP SATA4TXN	0	Serial ATA 4 Differential Transmit Pair: These are outbound high-speed differential signals to Port 4.  In compatible mode, SATA Port 4 is the primary master of SATA Controller 2.
SATA4RXP SATA4RXN	I	Serial ATA 4 Differential Receive Pair: These are inbound high-speed differential signals from Port 4.  In compatible mode, SATA Port 4 is the primary master of SATA Controller 2.
SATA5TXP SATA5TXN	0	Serial ATA 5 Differential Transmit Pair: These are outbound high-speed differential signals to Port 5.  In compatible mode, SATA Port 5 is the secondary master of SATA Controller 2.
SATA5RXP SATA5RXN	I	Serial ATA 5 Differential Receive Pair: These are inbound high-speed differential signals from Port 5.  In compatible mode, SATA Port 5 is the secondary master of SATA Controller 2.
SATAICOMPO	0	<b>Serial ATA Compensation Output:</b> Connected to the external precision resistor to VccCore. Must be connected to SATAICOMPI on the board.
SATAICOMPI	I	<b>Serial ATA Compensation Input</b> : Connected to SATAICOMPO on the board.
SATAOGP / GPIO21	I	Serial ATA 0 General Purpose: This is an input pin which can be configured as an interlock switch corresponding to SATA Port 0. When used as an interlock switch status indication, this signal should be driven to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.  This signal can instead be used as GPIO21.



Table 2-5. Serial ATA Interface Signals (Sheet 3 of 3)

Name	Туре	Description
SATA1GP / GPIO19	I	Serial ATA 1 General Purpose: This is an input pin which can be configured as an interlock switch corresponding to SATA Port 1. When used as an interlock switch status indication, this signal should be driven to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.
		This signal can instead be used as GPIO19.
SATA2GP / GPIO36	I	Serial ATA 2 General Purpose: This is an input pin which can be configured as an interlock switch corresponding to SATA Port 2. When used as an interlock switch status indication, this signal should be driven to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.  This signal can instead be used as GPIO36.
SATA3GP / GPIO37	I	Serial ATA 3 General Purpose: This is an input pin which can be configured as an interlock switch corresponding to SATA Port 3. When used as an interlock switch status indication, this signal should be driven to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.  This signal can instead be used as GPIO37.
SATA4GP / GPIO16	I	Serial ATA 4 General Purpose: This is an input pin which can be configured as an interlock switch corresponding to SATA Port 4. When used as an interlock switch status indication, this signal should be driven to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.  This signal can instead be used as GPIO16.
SATA5GP / GPIO49	I	Serial ATA 5 General Purpose: This is an input pin which can be configured as an interlock switch corresponding to SATA Port 5. When used as an interlock switch status indication, this signal should be driven to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.  This signal can instead be used as GPIO49.
SATALED#	OD O	Serial ATA LED: This signal is an open-drain output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri-stated, the LED is off. An external pull-up resistor to Vcc3_3 is required.
SCLOCK/ GPIO22	OD O	SGPIO Reference Clock: The SATA controller uses rising edges of this clock to transmit serial data, and the target uses the falling edge of this clock to latch data.  This signal can instead be used as a GPIO22.
SLOAD/GPIO38	OD O	SGPIO Load: The controller drives a `1' at the rising edge of SCLOCK to indicate either the start or end of a bit stream. A 4-bit vendor specific pattern will be transmitted right after the signal assertion.  This signal can instead be used as a GPIO38.
SDATAOUTO/ GPIO39 SDATAOUT1/ GPIO48	OD O	<b>SGPIO Dataout</b> : Driven by the controller to indicate the drive status in the following sequence: drive 0, 1, 2, 3, 4, 5, 0, 1, 2 These signals can instead be used as GPIOs.



# 2.6 LPC Interface

### Table 2-6. LPC Interface Signals

Name	Туре	Description
LAD[3:0] / FWH[3:0]	I/O	<b>LPC Multiplexed Command, Address, Data</b> : For LAD[3:0], internal pullups are provided.
LFRAME# / FWH4	0	LPC Frame: LFRAME# indicates the start of an LPC cycle, or an abort.
LDRQ0#, LDRQ1# / GPIO23	I	LPC Serial DMA/Master Request Inputs: LDRQ[1:0]# are used to request DMA or bus master access. These signals are typically connected to an external Super I/O device. An internal pull-up resistor is provided on these signal.  This signal can instead be used as GPIO23.

# 2.7 Interrupt Interface

#### **Table 2-7. Interrupt Signals**

Name	Туре	Description
SERIRQ	I/OD	<b>Serial Interrupt Request:</b> This pin implements the serial interrupt protocol.
PIRQ[D:A]#	I/OD	<b>PCI Interrupt Requests</b> : In non-APIC mode the PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15 as described in Section 5.8.6. Each PIRQx# line has a separate Route Control register.
		In APIC mode, these signals are connected to the internal I/O APIC in the following fashion: PIRQA# is connected to IRQ16, PIRQB# to IRQ17, PIRQC# to IRQ18, and PIRQD# to IRQ19. This frees the legacy interrupts.
PIRQ[H:E]# / GPIO[5:2]	I/OD	PCI Interrupt Requests: In non-APIC mode the PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15 as described in Section 5.8.6. Each PIRQx# line has a separate Route Control register.
		In APIC mode, these signals are connected to the internal I/O APIC in the following fashion: PIRQE# is connected to IRQ20, PIRQF# to IRQ21, PIRQG# to IRQ22, and PIRQH# to IRQ23. This frees the legacy interrupts.
		These signals can instead be used as GPIOs.

Datasheet Datasheet



# 2.8 USB Interface

Table 2-8. USB Interface Signals (Sheet 1 of 2)

Name	Туре	Description
USBPOP, USBPON	I/O	Universal Serial Bus Port [1:0] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 0.  NOTE: No external resistors are required on these signals. The PCH integrates 15 kΩ pull-downs and provides an output driver
USBP1P, USBP1N	I/O	impedance of 45 $\Omega$ which requires no external series resistor. <b>Universal Serial Bus Port [1:0] Differential:</b> These differential pairs are used to transmit Data/Address/Command signals for port 1. <b>NOTE:</b> No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP2P, USBP2N	I/O	Universal Serial Bus Port [3:2] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 2. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP3P, USBP3N	I/O	Universal Serial Bus Port [3:2] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 3. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP4P, USBP4N	I/O	Universal Serial Bus Port [5:4] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 4. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP5P, USBP5N	I/O	Universal Serial Bus Port [5:4] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 5. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP6P, USBP6N	I/O	Universal Serial Bus Port [7:6] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 6. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP7P, USBP7N	I/O	Universal Serial Bus Port [7:6] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 7. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.



Table 2-8. USB Interface Signals (Sheet 2 of 2)

Name	Туре	Description
USBP8P, USBP8N	I/O	Universal Serial Bus Port [9:8] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 8. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP9P, USBP9N	I/O	Universal Serial Bus Port [9:8] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 9. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP10P, USBP10N	I/O	Universal Serial Bus Port [11:10] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 10. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP11P, USBP11N	I/O	Universal Serial Bus Port [11:10] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 11. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP12P, USBP12N	I/O	Universal Serial Bus Port [13:12] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 12. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
USBP13P, USBP13N	I/O	Universal Serial Bus Port [13:12] Differential: These differential pairs are used to transmit Data/Address/Command signals for port 13. NOTE: No external resistors are required on these signals. The PCH integrates 15 k $\Omega$ pull-downs and provides an output driver impedance of 45 $\Omega$ which requires no external series resistor.
OCO# / GPIO59 OC1# / GPIO40 OC2# / GPIO41 OC3# / GPIO42 OC4# / GPIO43 OC5# / GPIO9 OC6# / GPIO10 OC7# / GPIO14	I	Overcurrent Indicators: These signals set corresponding bits in the USB controllers to indicate that an overcurrent condition has occurred. These signals can instead be used as GPIOs.  NOTES:  1. OC# pins are not 5 V tolerant. 2. OC# pins must be shared between ports 3. OC#[3:0] can only be used for EHCI controller #1 4. OC#[4:7] can only be used for EHCI controller #2
USBRBIAS	0	<b>USB Resistor Bias:</b> Analog connection point for an external resistor. Used to set transmit currents and internal load resistors.
USBRBI AS#	I	USB Resistor Bias Complement: Analog connection point for an external resistor. Used to set transmit currents and internal load resistors.

Datasheet Datasheet



# 2.9 Power Management Interface

Table 2-9. Power Management Interface Signals (Sheet 1 of 3)

Name	Туре	Description
PLTRST#	0	Platform Reset: The PCH asserts PLTRST# to reset devices on the platform (such as, SIO, FWH, LAN, processor, etc.). The PCH asserts PLTRST# during power-up and when software initiates a hard reset sequence through the Reset Control register (I/O Register CF9h). The PCH drives PLTRST# inactive a minimum of 1 ms after both PWROK and SYS_PWROK are driven high. The PCH drives PLTRST# active a minimum of 1 ms when initiated through the Reset Control register (I/O Register CF9h).
		NOTE: PLTRST# is in the VccSus3_3 well.
THRMTRIP#	I	<b>Thermal Trip</b> : When low, this signal indicates that a thermal trip from the processor occurred, and the PCH will immediately transition to a S5 state. The PCH will not wait for the processor stop grant cycle since the processor has overheated.
SLP_S3#	0	S3 Sleep Control: SLP_S3# is for power plane control. This signal shuts off power to all non-critical systems when in S3 (Suspend To RAM), S4 (Suspend to Disk), or S5 (Soft Off) states.
SLP_S4#	0	S4 Sleep Control: SLP_S4# is for power plane control. This signal shuts power to all non-critical systems when in the S4 (Suspend to Disk) or S5 (Soft Off) state.  NOTE: This pin must be used to control the DRAM power to use the PCH's DRAM power-cycling feature. See Chapter 5.13.10.2 for details
<b>SLP_S5</b> # / GPIO63	0	<b>S5 Sleep Control</b> : SLP_S5# is for power plane control. This signal is used to shut power off to all non-critical systems when in the S5 (Soft Off) states.  This signal can instead be used as GPIO63
SLP_M#	0	Manageability Sleep State Control: SLP_M# is for power plane control. If no Management Engine firmware is present, SLP_M# will have the same timings as SLP_S3#.
<b>SLP_LAN#</b> / GPIO29	О	LAN Sub-System Sleep Control: When SLP_LAN# is de-asserted, it indicates that the Intel 82567 GbE PHY device must be powered. When SLP_LAN# is asserted power can be shut off to the Intel 82567 GbE PHY device. SLP_LAN# will always be de-asserted in S0 and anytime SLP_M# is de-asserted. SLP_LAN# behavior in Sx/Moff can be configured by Intel ME FW. If Intel ME FW is not configuring SLP_LAN#, host can control the signal behavior by configuring GPIO29 as an output. If neither Intel ME FW nor host BIOS configure the pin as an output, SLP_LAN# behavior will be based on the setting of the RTC backed SLP_LAN# Default Bit (D31:F0:A4h:bit 8).  NOTE: The SLP_LAN# Default Value Bit will always determine SLP_LAN# behavior when in S4/S5/Moff after a G3, when in S5/Moff after a host partition reset with power down and when in S5/Moff due to an unconditional power down.



Table 2-9. Power Management Interface Signals (Sheet 2 of 3)

Name	Type	Description
PWROK	I	Power OK: When asserted, PWROK is an indication to the PCH that all of its core power rails are powered and stable. PWROK can be driven asynchronously. When PWROK is negated, the PCH asserts PLTRST#.  NOTE: It is required that the power rails associated with PCI/PCIe typically the 3.3 V, 5 V, and 12 V core well rails) have been valid for 99 ms prior to PCH PWROK assertion to comply with the 100 ms PCI 2.3/PCIe 2.0 specification on PLTRST# deassertion. PWROK must not glitch, even if RSMRST# is low.
MEPWROK	I	Management Engine Power OK: When asserted, this signal indicates that power to the ME subsystem is stable.
PWRBTN#	I	<b>Power Button</b> : The Power Button will cause SMI# or SCI to indicate a system request to go to a sleep state. If the system is already in a sleep state, this signal will cause a wake event. If PWRBTN# is pressed for more than 4 seconds, this will cause an unconditional transition (power button override) to the S5 state. Override will occur even if the system is in the S1–S4 states. This signal has an internal pull-up resistor and has an internal 16 ms de-bounce on the input.
RI#	I	Ring Indicate: This signal is an input from a modem. It can be enabled as a wake event, and this is preserved across power failures.
SYS_RESET#	I	System Reset: This pin forces an internal reset after being debounced. The PCH will reset immediately if the SMBus is idle; otherwise, it will wait up to 25 ms $\pm$ 2 ms for the SMBus to idle before forcing a reset on the system.
RSMRST#	I	Resume Well Reset: This signal is used for resetting the resume power plane logic. This signal must be asserted for at least 10 ms after the suspend power wells are valid. When de-asserted, this signal is an indication that the suspend power wells are stable.
LAN_RST#	I	LAN Reset: When asserted, the internal LAN controller is in reset. This signal must remain asserted until at least 1 ms after the LAN power well (VccLAN) and ME power well (VccME3_3) are valid. Also, LAN_RST# must assert a minimum of 40 rs before the LAN power rails become inactive. When de-asserted, this signal is an indication that LAN power wells are stable.  NOTES:  1. If Intel LAN is enabled, LAN_RST# must be connected to the same source as MEPWROK.  2. If Intel LAN is not used or disabled, LAN_RST# must be grounded through an external pull-down resistor.
LAN_PHY_PW R_CTRL / GPIO12	0	LAN PHY Power Control: LAN_PHY_PWR_CTRL should be connected to LAN_DISABLE_N on the Intel 82567 GbE PHY. The PCH will drive LAN_PHY_PWR_CTRL low to put the PHY into a low power state when functionality is not needed.  NOTES: LAN_PHY_PWR_CTRL can only be driven low if SLP_LAN# is deasserted. This signal can instead be used as GPIO12.
WAKE#	I	PCI Express* Wake Event: Sideband wake signal on PCI Express asserted by components requesting wake up.



Table 2-9. Power Management Interface Signals (Sheet 3 of 3)

Name	Туре	Description
SUS_STAT# / GPIO61	0	Suspend Status: This signal is asserted by the PCH to indicate that the system will be entering a low power state soon. This can be monitored by devices with memory that need to switch from normal refresh to suspend refresh mode. It can also be used by other peripherals as an indication that they should isolate their outputs that may be going to powered-off planes.  This signal can instead be used as GPIO61.
SUSCLK / GPIO62	0	<b>Suspend Clock</b> : This clock is an output of the RTC generator circuit to use by other chips for refresh clock. This signal can instead be used as GPIO62.
DRAMPWROK	0	DRAM Power OK: This signal should connect to the Processor's SM_DRAMPWROK pin. The PCH asserts this pin to indicate when DRAM power is on.  NOTE:  1. This pin should have External pull-up to the an always on Voltage level of 1.05 V / 1.1 V
PMSYNCH	0	<b>Power Management Sync:</b> Provides state information from the PCH to the processor relevant to C-state transitions.
CLKRUN# (Mobile Only) / GPIO32 (Desktop Only)	I/O	PCI Clock Run: Mobile only signal used to support PCI CLKRUN protocol. Connects to peripherals that need to request clock restart or prevention of clock stopping.  Mobile: Can be configured as CLKRUN#  Desktop: GPIO mode only.
BATLOW# (Mobile Only) / GPIO72 (Desktop Only)	I	Battery Low: Mobile only signal is an input from the battery to indicate that there is insufficient power to boot the system. Assertion will prevent wake from S3–S5 state. This signal can also be enabled to cause an SMI# when asserted.  Mobile: Can be configured as BATLOW#  Desktop: GPIO mode only.  NOTE: Desktop requires a weak external pull-up
SYS_PWROK	I	System Power OK: This generic power good input to the PCH is driven and used in a platform-specific manner. While PWROK always indicates that the CORE well of the PCH is stable, SYS_PWROK is used to inform the PCH that power is stable to some other system component(s) and the system is ready to start the exit from reset. The particular component(s) associated with SYS_PWROK can vary across platform types supported by the same generation of the PCH. Depending on the platform, the PCH may expect (and wait) for SYS_PWROK at different stages of the boot flow before continuing.
STP_PCI# / GPIO34	0	Stop PCI Clock: This signal is an output to the external clock generator for it to turn off the PCI clock. This signal can instead be used as GPIO34.



### 2.10 Processor Interface

Table 2-10. Processor Interface Signals

Name	Туре	Description
RCIN#	I	Keyboard Controller Reset Processor: The keyboard controller can generate INIT# to the processor. This saves the external OR gate with the PCH's other sources of INIT#. When the PCH detects the assertion of this signal, INIT# is generated for 16 PCI clocks.  NOTE: The PCH will ignore RCIN# assertion during transitions to the S1, S3, S4, and S5 states.
A20GATE	I	<b>A20 Gate:</b> A20GATE is from the keyboard controller. The signal acts as an alternative method to force the A20M# signal active. It saves the external OR gate needed with various other chipsets.
PROCPWRGD	0	<b>Processor Power Good</b> : This signal should be connected to the processor's VCCPWRGOOD_1 and VCCPWRGOOD_0 input to indicate when the processor power is valid.

### 2.11 SMBus Interface

Table 2-11. SM Bus Interface Signals

Name	Туре	Description
SMBDATA	I/OD	SMBus Data: External pull-up resistor is required.
SMBCLK	I/OD	SMBus Clock: External pull-up resistor is required.
SMBALERT# / GPIO11	I	SMBus Alert: This signal is used to wake the system or generate SMI#.  This signal can instead be used as GPIO11.

# 2.12 System Management Interface

Table 2-12. System Management Interface Signals (Sheet 1 of 2)

Name	Туре	Description
INTRUDER#	I	Intruder Detect: This signal can be set to disable system if box detected open. This signal's status is readable, so it can be used like a GPI if the Intruder Detection is not needed.
SMLODATA	I/OD	System Management Link 0 Data: SMBus link to external PHY. External pull-up is required.
SMLOCLK	I/OD	System Management Link 0 Clock: SMBus link to external PHY. External pull-up is required.
SMLOALERT# / GPIO60 /	O OD	SMLink Alert 0: Output of the integrated LAN controller to external PHY. External pull-up resistor is required. This signal can instead be used as GPIO60.



Table 2-12. System Management Interface Signals (Sheet 2 of 2)

Name	Туре	Description
SML1ALERT# / GPIO74	O OD	SMLink Alert 1: Alert for the Intel ME SMBus controller to optional Embedded Controller or BMC. External pull-up resistor is required. This signal can instead be used as GPIO74.
SML1CLK / GPIO58	I/OD	System Management Link 1 Clock: SMBus link to optional Embedded Controller or BMC. External pull-up resistor is required. This signal can instead be used as GPIO58.
SML1DATA / GPIO75	I/OD	System Management Link 1 Data: SMBus link to optional Embedded Controller or BMC. External pull-up resistor is required. This signal can instead be used as GPIO75.

### 2.13 Real Time Clock Interface

#### Table 2-13. Real Time Clock Interface

Name	Туре	Description
RTCX1	Special	<b>Crystal Input 1</b> : This signal is connected to the 32.768 kHz crystal. If no external crystal is used, then RTCX1 can be driven with the desired clock rate.
RTCX2	Special	<b>Crystal Input 2</b> : This signal is connected to the 32.768 kHz crystal. If no external crystal is used, then RTCX2 should be left floating.



# 2.14 Miscellaneous Signals

Table 2-14. Miscellaneous Signals

Name	Туре	Description	
INTVRMEN	I	Internal Voltage Regulator Enable: This signal enables the internal 1.05 V regulators.  This signal must be always pulled-up to VccRTC.	
SPKR	0	<ul> <li>Speaker: The SPKR signal is the output of counter 2 and is internally "ANDed" with Port 61h bit 1 to provide Speaker Data Enable. This signal drives an external speaker driver device, which in turn drives the system speaker. Upon PLTRST#, its output state is 0.</li> <li>NOTE: SPKR is sampled as a functional strap. See Section 2.28.1 for more details. There is a weak integrated pull-down resistor on SPKR pin.</li> </ul>	
RTCRST#	I	RTC Reset: When asserted, this signal resets register bits in the RTC well.  NOTES:  1. Unless CMOS is being cleared (only to be done in the G3 power state), the RTCRST# input must always be high when all other RTC power planes are on.  2. In the case where the RTC battery is dead or missing on the platform, the RTCRST# pin must rise before the RSMRST# pin.	
SRTCRST#	I	Secondary RTC Reset: This signal resets the manageability register bits in the RTC well when the RTC battery is removed.  NOTES:  1. The SRTCRST# input must always be high when all other RTC power planes are on.  2. In the case where the RTC battery is dead or missing on the platform, the SRTCRST# pin must rise before the RSMRST# pin.	



# 2.15 Intel<sup>®</sup> High Definition Audio Link

Table 2-15. Intel® High Definition Audio Link Signals

Name	Туре	Description
HDA_RST#	0	Intel <sup>®</sup> High Definition Audio Reset: Master hardware reset to external codec(s).
HDA_SYNC	0	Intel® High Definition Audio Sync: 48 kHz fixed rate sample sync to the codec(s). Also used to encode the stream number.  NOTE: This signal is sampled as a functional strap. See Section 2.28.1 for more details. There is a weak integrated pull-down resistor on this pin.
HDA_BCLK	0	Intel® High Definition Audio Bit Clock Output: 24.000 MHz serial data clock generated by the Intel® High Definition Audio controller (the PCH). This signal has a weak internal pull-down resistor.
HDA_SDO	0	Intel® High Definition Audio Serial Data Out: Serial TDM data output to the codec(s). This serial output is double-pumped for a bit rate of 48 Mb/s for Intel® High Definition Audio.  NOTE: This signal is sampled as a functional strap. See Section 2.28.1 for more details. There is a weak integrated pull-down resistor on this pin.
HDA_SDIN[3:0]	I	Intel® High Definition Audio Serial Data In [3:0]: Serial TDM data inputs from the codecs. The serial input is single- pumped for a bit rate of 24 Mb/s for Intel® High Definition Audio. These signals have integrated pull-down resistors, which are always enabled.  NOTE: During enumeration, the PCH will drive this signal. During normal operation, the CODEC will drive it.
HDA_DOCK_EN# (Mobile Only) / GPIO33	0	High Definition Audio Dock Enable: This mobile signal controls the external Intel® HD Audio docking isolation logic. This is an active low signal. When de-asserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel® HD Audio dock signals to the corresponding PCH signals.  Mobile: Can be configured as HDA_DOCK_EN# Desktop: GPIO mode only.  NOTE: This signal is sampled as a functional strap. See Section 2.28.1 for more details.
HDA_DOCK_RST# (Mobile Only) / GPIO13	0	High Definition Audio Dock Reset: This signal is a dedicated HDA_RST# signal for the codec(s) in the docking station. Aside from operating independently from the normal HDA_RST# signal, it otherwise works similarly to the HDA_RST# signal.  Mobile: Can be configured as HDA_DOCK_EN#  Desktop: GPIO mode only.



# 2.16 Controller Link (Mobile Only)

Table 2-16. Controller Link Signals

Signal Name	Туре	Description
CL_RST1# (Mobile Only) / TP20 (Desktop Only)	0	Controller Link Reset 1: Controller Link reset that connects to a Wireless LAN Device supporting Intel <sup>®</sup> Active Management Technology.
CL_CLK1 (Mobile Only) / TP18 (Desktop Only)	I/O	Controller Link Clock 1: Bi-directional clock that connects to a Wireless LAN Device supporting Intel <sup>®</sup> Active Management Technology.
CL_DATA1 (Mobile Only) / TP19 (Desktop Only)	I/O	Controller Link Data 1: Bi-directional data that connects to a Wireless LAN Device supporting Intel <sup>®</sup> Active Management Technology.

# 2.17 Serial Peripheral Interface (SPI)

Table 2-17. Serial Peripheral Interface (SPI) Signals

Name	Туре	Description
SPI_CSO#	0	SPI Chip Select 0: Used as the SPI bus request signal.
SPI_CS1#	0	SPI Chip Select 1: Used as the SPI bus request signal.
SPI_MISO	I	SPI Master IN Slave OUT: Data input pin for the PCH.
SPI_MOSI	0	SPI Master OUT Slave IN: Data output pin for the PCH.  NOTE: This signal is sampled as a functional strap. See Section 2.28.1 for more details. There is a weak integrated pull-down resistor on this pin.
SPI_CLK	0	SPI Clock: SPI clock signal, during idle the bus owner will drive the clock signal low. 17.86 MHz and 31.25 MHz.



# 2.18 Intel<sup>®</sup> Quiet System Technology and Thermal Reporting

Table 2-18. Intel® Quiet System Technology Signals

Signal Name	Туре	Description
PWM[3:0] (Desktop Only) / TP[12:9] (Mobile Only)	OD O	Fan Pulse Width Modulation Outputs: Pulse Width Modulated duty cycle output signal that is used for Intel <sup>®</sup> Quiet System Technology.  When controlling a 3-wire fan, this signal controls a power transistor that, in turn, controls power to the fan. When controlling a 4-wire fan, this signal is connected to the "Control" signal on the fan. The polarity of this signal is programmable. The output default is low.  These signals are 5 V tolerant.
TACHO (Desktop Only) / GPIO17 TACH1 (Desktop Only) / GPIO1 TACH2 (Desktop Only) / GPIO6 TACH3 (Desktop Only) / GPIO7	I	Fan Tachometer Inputs: Tachometer pulse input signal that is used to measure fan speed. This signal is connected to the "Sense" signal on the fan.  These signals can instead be used as a GPIOs.
SST	I/O	<b>Simple Serial Transport</b> : Single-wire, serial bus. Connect to SST compliant devices such as SST thermal sensors or voltage sensors.
PECI	I/O	Platform Environment Control Interface: Single-wire, serial bus. Connect to corresponding pin of the processor for accessing processor digital thermometer.



## 2.19 JTAG Signals

Table 2-19. JTAG Signals

Name	Туре	Description
JTAG_TCK	I	<b>Test Clock Input (TCK):</b> The test clock input provides the clock for the JTAG test logic.
JTAG_TMS	I	Test Mode Select (TMS): The signal is decoded by the Test Access Port (TAP) controller to control test operations.
JTAG_TDI	I	<b>Test Data Input (TDI)</b> : Serial test instructions and data are received by the test logic at TDI.
JTAG_TDO OD		Test Data Output (TDO): TDO is the serial output for test instructions and data from the test logic defined in this standard.
		<b>Test Reset (RST):</b> RST is an active low asynchronous signal that can reset the Test Access Port (TAP) controller.
TRST#	I	NOTE: The RST signal is optional per the IEEE 1149.1 specification, and is not functional for Boundary Scan Testing.

**NOTE:** JTAG Pin definitions are from IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE Std. 1149.1-2001).

## 2.20 Clock Signals

Table 2-20. Clock Interface Signals (Sheet 1 of 3)

Name	Туре	Description
CLKIN_BCLK_P, CLKIN_BCLK_N	I	133 MHz differential reference clock from a clock chip in Buffer-Through Mode. Unused when Integrated Clock Generation is enabled.
CLKOUT_BCLKO_P / CLKOUT_PCIE8_P, CLKOUT_BCLKO_N / CLKOUT_PCIE8_N	0	133 MHz Differential output to Processor or 100 MHz PCIe* Gen 1.1 specification differential output to PCI Express devices.
CLKOUT_DP_P / CLKOUT_BCLK1_P, CLKOUT_DP_N / CLKOUT_BCLK1_N	0	120 MHz Differential output for DisplayPort reference or 133 MHz Differential output to processor
CLKIN_DMI_P, CLKIN_DMI_N	I	100 MHz differential reference clock from a clock chip in Buffer-Through Mode.  NOTE: This input clock is required to be PCIe 2.0 jitter spec compliant from a clock chip, for PCIe 2.0 discrete Graphics platforms.
CLKOUT_DMI_P, CLKOUT_DMI_N	0	100 MHz Gen2 specification jitter tolerant differential output to processor.
CLKIN_SATA_P / CKSSCD_P, CLKIN_SATA_N / CKSSCD_N	I	100 MHz differential reference clock from a clock chip, provided separately from CLKIN_DMI, for use only as a 100 MHz source for SATA.



Table 2-20. Clock Interface Signals (Sheet 2 of 3)

Name	Туре	Description
CLKIN_DOT96P, CLKIN_DOT96N	I	96 MHz differential reference clock from a clock chip.
XTAL25_IN	I	Connection for 25 MHz crystal to the PCH oscillator circuit.
XTAL25_OUT	0	Connection for 25 MHz crystal to the PCH oscillator circuit.
REFCLK14IN	I	Single-ended 14.31818 MHz reference clock driven by a clock chip.
CLKOUT_PEG_A_P, CLKOUT_PEG_A_N	0	100 MHz Gen2 specification differential output to PCI- Express Graphics device
CLKOUT_PEG_B_P, CLKOUT_PEG_B_N	0	100 MHz Gen2 specification differential output to a second PCI-Express Graphics device
PEG_A_CLKRQ# / GPIO47, PEG_B_CLKRQ# / GPIO56	I	Clock Request Signals for PEG SLOTS These signals can instead be used as GPIOs
CLKOUT_PCIE[7:0]P, CLKOUT_PCIE[7:0]N	0	100 MHz PCIe* Gen1.1 specification differential output to PCI Express* devices
PCIECLKRQ0# / GPIO73, PCIECLKRQ1# / GPIO18, PCIECLKRQ2# / GPIO20, PCIECLKRQ3# / GPIO25, PCIECLKRQ4# / GPIO26, PCIECLKRQ5# / GPIO44, PCIECLKRQ6# / GPIO45, PCIECLKRQ7# / GPIO46	I	Clock Request Signals for PCI Express 100 MHz Clocks These signals can instead be used as GPIOs  NOTE: External Pull-up Resistor required if used for CLKREQ# functionality
CLKOUT_PCI[4:0]	0	Single Ended 33.3 MHz outputs to PCI connectors/ devices. One of these signals must be connected to CLKIN_PCILOOPBACK to function as a PCI clock loopback. This allows skew control for variable lengths of CLKOUT_PCI[4:0].
CLKOUTFLEXO / GPIO64	0	Configurable as a GPIO or as an Intel <sup>®</sup> Management Firmware programmable output clock, which can be configured as one of the following:  • 33 Mz  • 14.31818 MHz  • DC Output logic '0' (Default)  NOTE: Default clock setting requires no Intel ME FW configuration.
CLKOUTFLEX1 / GPIO65	0	Configurable as a GPIO or as an Intel® Management Firmware programmable output clock, which can be configured as one of the following:  Non functional and unsupported clock output value (Default)  • 33 Mz  • 14.31818 MHz output to SIO  • DC Output logic '0'  NOTE: Default clock setting requires no Intel ME FW configuration.



Table 2-20. Clock Interface Signals (Sheet 3 of 3)

Name	Туре	Description
CLKOUTFLEX2 / GPIO66	0	Configurable as a GPIO or as an Intel <sup>®</sup> Management Firmware programmable output clock which can be configured as one of the following:  • 33 MHz  • 14.31818 MHz (Default)  • DC Output logic '0'  NOTE: Default clock setting requires no Intel ME FW configuration.
CLKOUTFLEX3 / GPIO67	0	Configurable as a GPIO or as an Intel <sup>®</sup> Management Firmware programmable output clock which can be configured as one of the following:  • 48 MHz (Default)  • 33 MHz  • 14.31818 MHz output to SIO  • DC Output logic '0'  NOTE: Default clock setting requires no Intel ME FW configuration.
XCLK_RCOMP	I/O	Differential clock buffer Impedance Compensation: Connected to an external precision resistor (90.9 ohms ± 1%) to VccIO.

# 2.21 LVDS Signals (Mobile only)

Table 2-21. LVDS Interface Signals (Sheet 1 of 2)

Name	Туре	Description
LVDSA_DATA[3:0]	0	LVDS Channel A differential data output – positive
LVDSA_DATA#[3:0]	0	LVDS Channel A differential data output – negative
LVDSA_CLK	0	LVDS Channel A differential clock output – positive
LVDSA_CLK#	0	LVDS Channel A differential clock output – negative
LVDSB_DATA[3:0]	0	LVDS Channel B differential data output – positive
LVDSB_DATA#[3:0]	0	LVDS Channel B differential data output – negative
LVDSB_CLK	0	LVDS Channel B differential clock output – positive
LVDSB_CLK#	0	LVDS Channel B differential clock output – negative
L_DDC_CLK	I/O	EDID support for flat panel display
L_DDC_DATA	I/O	EDID support for flat panel display
L_CTRL_CLK	I/O	Control signal (clock) for external SSC clock chip control – optional
L_CTRL_DATA	I/O	Control signal (data) for external SSC clock chip control – optional



Table 2-21. LVDS Interface Signals (Sheet 2 of 2)

Name	Туре	Description
L_VDD_EN	0	LVDS Panel Power Enable: Panel power control enable control for LVDS. This signal is also called VDD_DBL in the CPIS specification and is used to control the VDC source to the panel logic.
L_BKLTEN	0	LVDS Backlight Enable: Panel backlight enable control for LVDS. This signal is also called ENA_BL in the CPIS specification and is used to gate power into the backlight circuitry.
L_BKLTCTL	0	Panel Backlight Brightness Control: Panel brightness control for LVDS. This signal is also called VARY_BL in the CPIS specification and is used as the PWM Clock input signal.
LVDS_VREFH	0	Test mode voltage reference.
LVDS_VREFL	0	Test mode voltage reference.
LVD_IBG	I	LVDS reference current.
LVD_VBG	0	Test mode voltage reference.

## 2.22 Analog Display /CRT DAC Signals

#### Table 2-22. Analog Display Interface Signals

Name	Туре	Description
CRT_RED	O A	<b>RED Analog Video Output:</b> This signal is a CRT Analog video output from the internal color palette DAC.
CRT_GREEN	O A	<b>GREEN Analog Video Output:</b> This signal is a CRT Analog video output from the internal color palette DAC.
CRT_BLUE	O A	<b>BLUE Analog Video Output</b> : This signal is a CRT Analog video output from the internal color palette DAC.
DAC_IREF	I/O A	<b>Resistor Set</b> : Set point resistor for the internal color palette DAC. A 1 KOhm 1% resistor is required between DAC_IREF and motherboard ground.
CRT_HSYNC	O HVCMOS	CRT Horizontal Synchronization: This signal is used as the horizontal sync (polarity is programmable) or "sync interval". 2.5 V output
CRT_VSYNC	O HVCMOS	<b>CRT Vertical Synchronization</b> : This signal is used as the vertical sync (polarity is programmable). 2.5V output.
CRT_DDC_CLK	I/O COD	Monitor Control Clock
CRT_DDC_DATA	I/O COD	Monitor Control Data
CRT_IRTN	I/O COD	Monitor Interrupt Return



# 2.23 Intel<sup>®</sup> Flexible Display Interface (FDI)

## Table 2-23. Intel<sup>®</sup> Flexible Display Interface Signals

Signal Name	Туре	Description
FDI_RXP[3:0]	I	Display Link 1 positive data in
FDI_RXN[3:0]	I	Display Link 1 negative data in
FDI_FSYNC[0]	0	Display link 1 Frame sync
FDI_LSYNC[0]	0	Display link 1 Line sync
FDI_RXP[7:4]	I	Display Link 2 positive data in
FDI_RXN[7:4]	I	Display Link 2 negative data in
FDI_FSYNC[1]	0	Display link 2 Frame sync
FDI_LSYNC[1]	0	Display link 2 Line sync
FDI_INT	0	Used for Display interrupts from the PCH to processor.



# 2.24 Digital Display Signals

Table 2-24. Digital Display Interface Signals (Sheet 1 of 3)

Name	Туре	Description
		Port B: Capable of SDVO / HDMI / DVI / DisplayPort  SDVO  DDPB [0]P: red
		DDPB_[1]P: green DDPB_[2]P: blue DDPB_[3]P: clock
DDPB_[3:0]P	0	HDMI / DVI Port B Data and Clock Lines  DDPB_[0]P: TMDSB_DATA2  DDPB_[1]P: TMDSB_DATA1  DDPB_[2]P: TMDSB_DATA0  DDPB_[3]P: TMDSB_CLK
		DisplayPort Port B  DDPB_[0]P: Display Port Lane 0  DDPB_[1]P: Display Port Lane 1  DDPB_[2]P: Display Port Lane 2  DDPB_[3]P: Display Port Lane 3
		Port B: Capable of SDVO / HDMI / DVI / DisplayPort
DDPB_[3:0]N	0	SDVO  DDPB_[0]N: red complement DDPB_[1]N: green complement DDPB_[2]N: blue complement DDPB_[3]N: clock complement  HDMI / DVI Port B Data and Clock Line Complements DDPB_[0]N: TMDSB_DATA2B DDPB_[1]N: TMDSB_DATA1B
		DDPB_[2]N: TMDSB_DATA0B DDPB_[3]N: TMDSB_CLKB  DisplayPort Port B  DDPB_[0]N: Display Port Lane 0 complement DDPB_[1]N: Display Port Lane 1 complement DDPB_[2]N: Display Port Lane 2 complement DDPB_[3]N: Display Port Lane 3 complement
DDPB_AUXP	I/O	Port B: Display Port Aux
DDPB_AUXN	I/O	Port B: Display Port Aux Complement
DDPB_HPD	I	Port B: TMDSB_HPD Hot Plug Detect
SDVO_CRTLCLK	I/O	Port B: HDMI Control Clock. Shared with port B SDVO
SDVO_CTRLDATA	I/O	Port B: HDMI Control Data. Shared with port B SDVO
SDVO_INTP	I	SDVO_INTP: Serial Digital Video Input Interrupt
SDVO_INTN	I	SDVO_INTN: Serial Digital Video Input Interrupt Complement.



Table 2-24. Digital Display Interface Signals (Sheet 2 of 3)

Name	Type	Description
SDVO_TVCLKINP	I	<b>SDVO_TVCLKINP</b> : Serial Digital Video TVOUT Synchronization Clock.
SDVO_TVCLKINN	I	<b>SDVO_TVCLKINN</b> : Serial Digital Video TVOUT Synchronization Clock Complement.
SDVO_STALLP	I	SDVO_STALLP: Serial Digital Video Field Stall.
SDVO_STALLN	I	SDVO_STALLN: Serial Digital Video Field Stall Complement.
DDPC_[3:0]P	0	Port C: Capable of HDMI / DVI / DP  HDMI / DVI Port C Data and Clock Lines  DDPC_[0]P: TMDSC_DATA2  DDPC_[1]P: TMDSC_DATA1  DDPC_[2]P: TMDSC_DATA0  DDPC_[3]P: TMDSC_CLK  DisplayPort Port C  DDPC_[0]P: Display Port Lane 0  DDPC_[1]P: Display Port Lane 1  DDPC_[2]P: Display Port Lane 2  DDPC_[3]P: Display Port Lane 3
DDPC_[3:0]N	0	Port C: Capable of HDMI / DVI / DisplayPort  HDMI / DVI Port C Data and Clock Line Complements  DDPC_[0]N: TMDSC_DATA2B  DDPC_[1]N: TMDSC_DATA1B  DDPC_[2]N: TMDSC_DATA0B  DDPC_[3]N: TMDSC_CLKB  DisplayPort Port C Complements  DDPC_[0]N: Lane 0 complement  DDPC_[1]N: Lane 1 complement  DDPC_[2]N: Lane 2 complement  DDPC_[3]N: Lane 3 complement
DDPC_AUXP	I/O	Port C: Display Port Aux
DDPC_AUXN	I/O	Port C: Display Port Aux Complement
DDPC_HPD	I	Port C: TMDSC_HPD Hot Plug Detect
DDPC_CTRLCLK	I/O	HDMI port C Control Clock
DDPC_CTRLDATA	I/O	HDMI port C Control Data



Table 2-24. Digital Display Interface Signals (Sheet 3 of 3)

Name	Туре	Description
DDPD_[3:0]P	0	Port D: Capable of HDMI / DVI / DP  HDMI / DVI Port D Data and Clock Lines  DDPD_[0]P: TMDSC_DATA2  DDPD_[1]P: TMDSC_DATA1  DDPD_[2]P: TMDSC_DATA0  DDPD_[3]P: TMDSC_CLK  DisplayPort Port D  DDPD_[0]P: Display Port Lane 0  DDPD_[1]P: Display Port Lane 1  DDPD_[2]P: Display Port Lane 2  DDPD_[3]P: Display Port Lane 3
DDPD_[3:0]N	0	Port D: Capable of HDMI / DVI / DisplayPort  HDMI / DVI Port D Data and Clock Line Complements  DDPD_[0]N: TMDSC_DATA2B  DDPD_[1]N: TMDSC_DATA1B  DDPD_[2]N: TMDSC_DATA0B  DDPD_[3]N: TMDSC_CLKB  DisplayPort Port D Complements  DDPD_[0]N: Lane 0 complement  DDPD_[1]N: Lane 1 complement  DDPD_[2]N: Lane 2 complement  DDPD_[2]N: Lane 3 complement  DDPD_[3]N: Lane 3 complement
DDPD_AUXP	I/O	Port D: Display Port Aux
DDPD_AUXN	I/O	Port D: Display Port Aux Complement
DDPD_HPD	I	Port D: TMDSD_HPD Hot Plug Detect
DDPD_CTRLCLK	I/O	HDMI port D Control Clock
DDPD_CTRLDATA	I/O	HDMI port D Control Data



## 2.25 General Purpose I/O Signals

#### NOTES:

- GPIO Configuration registers within the Core Well are reset whenever PWROK is deasserted.
- 2. GPIO Configuration registers within the Suspend Well are reset when RSMRST# is asserted, CF9h reset (06h or 0Eh) event occurs, or SYS\_RST# is asserted.
- 3. GPIO24 is an exception to the other GPIO Signals in the Suspend Well and is not reset by CF9h reset (06h or 0Eh).

Table 2-25. General Purpose I/O Signals (Sheet 1 of 3)

Name	Туре	Tolerance	Power Well	Default	Blink Capability	Description	
GPIO75	I/O	3.3 V	Suspend	Native	No	Multiplexed with SML1DATA. (Note 10)	
GPIO74	I/O	3.3 V	Suspend	Native	No	Multiplexed with SML1ALERT#. (Note 10)	
GPIO73	I/O	3.3 V	Suspend	Native	No	Multiplexed with PCIECLKRQ0#	
GPIO72	I/O	3.3 V	Suspend	Native (Mobile Only)	No	Mobile: Multiplexed with BATLOW#.  Desktop: Unmultiplexed (Note 4)	
GPIO67	I/O	3.3 V	Core	Native	No	Multiplexed with CLKOUTFLEX3	
GPIO66	I/O	3.3 V	Core	Native	No	Multiplexed with CLKOUTFLEX2	
GPIO65	I/O	3.3 V	Core	Native	No	Multiplexed with CLKOUTFLEX1	
GPIO64	I/O	3.3 V	Core	Native	No	Multiplexed with CLKOUTFLEX0	
GPIO63	I/O	3.3 V	Suspend	Native	No	Multiplexed with SLP_S5#	
GPIO62	I/O	3.3 V	Suspend	Native	No	Multiplexed with SUSCLK	
GPIO61	I/O	3.3 V	Suspend	Native	No	Multiplexed with SUS_STAT#	
GPIO60	I/O	3.3 V	Suspend	Native	No	Multiplexed with SML0ALERT#	
GPIO59	I/O	3.3 V	Suspend	Native	No	Multiplexed with OC[0]#. (Note 10)	
GPIO58	I/O	3.3 V	Suspend	Native	No	Multiplexed with SML1CLK	
GPIO57	I/O	3.3 V	Suspend	GPI	No	Unmultiplexed	
GPIO56	I/O	3.3 V	Suspend	Native	No	Multiplexed with PEG_B_CLKRQ#	
GPIO55	I/O	3.3 V	Core	Native	No	Multiplexed with GNT3#	
GPIO54	I/O	5.0 V	Core	Native	No	Multiplexed with REQ3#. (Note 10)	
GPIO53	I/O	3.3 V	Core	Native	No	Multiplexed with GNT2#	
GPIO52	I/O	5.0 V	Core	Native	No	Multiplexed with REQ2#.(Note 10)	
GPIO51	I/O	3.3 V	Core	Native	No	Multiplexed with GNT1#	
GPIO50	I/O	5.0 V	Core	Native	No	Multiplexed with REQ1#.(Note 10)	
GPIO49	I/O	3.3V	Core	GPI	No	Multiplexed with SATA5GP.	
GPIO48	I/O	3.3 V	Core	GPI	No	Multiplexed with SDATAOUT1.	
GPIO47	I/O	3.3V	Suspend	Native	No	Multiplexed with PEG_A_CLKRQ#	
GPIO46	I/O	3.3V	Suspend	Native	No	Multiplexed with PCIECLKRQ7#	
GPIO45	I/O	3.3V	Suspend	Native	No	Multiplexed with PCIECLKRQ6#	



Table 2-25. General Purpose I/O Signals (Sheet 2 of 3)

Name	Туре	Tolerance	Power Well	Default	Blink Capability	Description	
GPIO44	I/O	3.3V	Suspend	Native	No	Multiplexed with PCIECLKRQ5#	
GPIO[43:40]	I/O	3.3 V	Suspend	Native	No	Multiplexed with OC[4:1]#. (Note 10)	
GPIO39	I/O	3.3 V	Core	GPI	No	Multiplexed with SDATAOUT0.	
GPIO38	I/O	3.3 V	Core	GPI	No	Multiplexed with SLOAD.	
GPIO37	I/O	3.3 V	Core	GPI	No	Multiplexed with SATA3GP.	
GPIO36	I/O	3.3 V	Core	GPI	No	Multiplexed with SATA2GP.	
GPIO35	I/O	3.3 V	Core	GPO	No	Unmultiplexed.	
GPIO34	I/O	3.3 V	Core	GPI	No	Multiplexed with STP_PCI#	
GPIO33	I/O	3.3 V	Core	GPO	No	Multiplexed with HDA_DOCK_EN# (Mobile Only) (Note 4)	
GPIO32	I/O	3.3 V	Core	GPO, Native (Mobile only)	No	Desktop Only: Unmultiplexed Mobile Only: Used as CLKRUN#, unavailable as GPIO. (Note 4)	
GPIO31	I/O	3.3 V	Suspend	GPI	Yes	Multiplexed with ACPRESENT (Note 6)	
GPIO30	I/O	3.3 V	Suspend	GPI	Yes	Multiplexed with SUS_PWR_DN_ACK  Desktop: Cannot be used for native function. Used as GPIO30 only.  Mobile: Used as SUS_PWR_DN_ACK or GPIO30	
GPIO29	I/O	3.3 V	Suspend	GPI	No	Multiplexed with SLP_LAN# (Note 9)	
GPIO28	I/O	3.3 V	Suspend	GPI	Yes	Unmultiplexed	
GPIO27	I/O	3.3 V	Suspend	GPO	Yes	Unmultiplexed	
GPIO26	I/O	3.3 V	Suspend	Native	Yes	Multiplexed with PCIECLKRQ4#	
GPIO25	I/O	3.3 V	Suspend	Native	Yes	Multiplexed with PCIECLKRQ3#	
GPIO24	I/O	3.3 V	Suspend	GPO	Yes	NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.	
GPIO23	I/O	3.3 V	Core	Native	Yes	Multiplexed with LDRQ1#.	
GPIO22	I/O	3.3 V	Core	GPI	Yes	Multiplexed with SCLOCK	
GPIO21	I/O	3.3 V	Core	GPI	Yes	Multiplexed with SATA0GP	
GPIO20	I/O	3.3 V	Core	Native	Yes	Multiplexed with PCIECLKRQ2#	
GPIO19	I/O	3.3 V	Core	GPI	Yes	Multiplexed with SATA1GP	
GPIO18	I/O	3.3 V	Core	Native	Yes (Note 7)	Multiplexed with PCIECLKRQ1#	
GPIO17	I/O	3.3 V	Core	GPI	Yes Multiplexed with TACH0.  Mobile: Used as GPIO17 only.		
GPIO16	I/O	3.3 V	Core	GPI	Yes	Multiplexed with SATA4GP.	
GPIO15	I/O	3.3 V	Suspend	GPO	Yes	Unmultiplexed	
GPIO14	I/O	3.3 V	Suspend	Native	Yes	Multiplexed with OC7#	



Table 2-25. General Purpose I/O Signals (Sheet 3 of 3)

Name	Туре	Tolerance	Power Well	Default	Blink Capability	Description
GPIO13	I/O	3.3 V	HDA Suspend	GPI Y	es	Multiplexed with HDA_DOCK_RST# (Mobile Only) (Note 4)
GPIO12	I/O	3.3 V	Suspend	Native	Yes	Multiplexed with LAN_PHY_PWR_CTRL. GPIO / Native functionality controlled using soft strap.
GPIO11	I/O	3.3 V	Suspend	Native	Yes	Multiplexed with SMBALERT#. (Note 10)
GPIO10	I/O	3.3 V	Suspend	Native	Yes	Multiplexed with OC6#. (Note 10)
GPIO9	I/O	3.3 V	Suspend	Native	Yes	Multiplexed with OC5#. (Note 10)
GPIO8	I/O	3.3 V	Suspend	GPO	Yes	Unmultiplexed
GPIO[7:6]	I/O	3.3 V	Core	GPI	Yes	Multiplexed with TACH[3:2].  Mobile: Used as GPIO[7:6] only.
GPIO[5:2]	I/OD	5 V	Core	GPI	Yes	Multiplexed with PIRQ[H:E]# (Note 5).
GPIO1	I/O	3.3 V	Core	GPI	Yes	Multiplexed with TACH1.  Mobile: Used as GPIO1 only.
GPIO0	I/O	3.3 V	Core	GPI	Yes	Unmultiplexed

#### NOTES:

- 1. All GPIOs can be configured as either input or output.
- 2. GPI[15:0] can be configured to cause a SMI# or SCI. Note that a GPI can be routed to either an SMI# or an SCI, but not both.
- 3. Some GPIOs exist in the VccSus3\_3 power plane. Care must be taken to make sure GPIO signals are not driven high into powered-down planes. Also, external devices should not be driving powered down GPIOs high. Some GPIOs may be connected to pins on devices that exist in the core well. If these GPIOs are outputs, there is a danger that a loss of core power (PWROK low) or a Power Button Override event will result in the PCH driving a pin to a logic 1 to another device that is powered down.
- The functionality that is multiplexed with the GPIO may not be used in desktop configuration.
- 5. When this signal is configured as GPO, the output stage is an open drain.
- 6. In a ME disabled system, GPIO31 may be used as ACPRESENT from the EC.
- 7. GPIO18 will toggle at a frequency of approximately 1 Hz when the signal is programmed as a GPIO by BIOS.
- 8. This pins are used as Functional straps. See Section 2.28.1 for more detail.
- 9. For functional purposes of SLP\_LAN# (the native functionality of the pin), this pin always behaves as an output even if the GPIO defaults to an input. Therefore, this pin cannot be used as a true GPIO29 by system designers. If Host BIOS does not control SLP\_LAN# control, SLP\_LAN# behavior will be based on the setting of the RTC backed SLP\_LAN# Default Bit (D31:F0:A4h:Bit 8).
- 10. When the multiplexed GPIO is used as GPIO functionality, care should be taken to ensure the signal is stable in its inactive state of the native functionality, immediately after reset until it is initialized to GPIO functionality.



## 2.26 Manageability Signals

The following signals can be optionally used by the PCH Management engine supported applications and appropriately configured by Management Engine firmware. When configured and used as a Manageability function, the associated host GPIO functionality is no longer available. If the Manageability function is not used in a platform, the signal can be used as a host General Purpose I/O or a native function.

Table 2-26. Manageability Signals

Name	Туре	Description
GPIO30/ PROC_MISSING (Desktop Only)	I	Used to indicate Processor Missing to the PCH Management Engine.
SATA5GP / GPIO49 / TEMP_ALERT#	0	Used as an alert (active low) to indicate to the external controller (such as, EC or SIO) that temperatures are out of range for the PCH or Graphics/Memory Controller or the processor core.
ACPRESENT (Mobile Only)/ GPIO31	I	Used in Mobile systems. Input signal from the Embedded Controller to indicate AC power source or the system battery. Active High indicates AC power.  Note: This Signal is required unless using Intel® Management Engine Ignition firmware.
SUS_PWR_DN_ACK (Mobile Only)/ GPIO30	0	Active High output signal asserted by the Intel <sup>®</sup> ME to the Embedded Controller, when it does not require the PCH Suspend well to be powered.  NOTE: This signal is required by Management Engine in all platforms.

NOTE: SLP\_LAN#/GPIO29 may also be configured by ME FW in Sx/Moff. See SLP\_LAN#/GPIO29 signal description for details.



# 2.27 Power and Ground Signals

Table 2-27. Power and Ground Signals (Sheet 1 of 2)

Name	Description						
DcpRTC	<b>Decoupling:</b> This signal is for RTC decoupling only. This signal requires decoupling.						
DcpSST	<b>Decoupling:</b> Internally generated 1.5V powered off of Suspend Well. This signal requires decoupling. Decoupling is required even if this feature is not used.						
DcpSus	<b>Decoupling:</b> 1.05 V Suspend well supply that is supplied internally by Internal VRs. This signal requires decoupling.						
DcpSusByp	<b>Decoupling</b> : This signal may require decoupling. Leave no connect if coupling is not required.						
V5REF	Reference for 5 V tolerance on core well inputs. This power may be shut off in S3, S4, S5 or G3 states.						
V5REF_Sus	Reference for 5 V tolerance on suspend well inputs. This power is not expected to be shut off unless the system is unplugged.						
VccCore	$1.05\ V$ supply for core well logic. This power may be shut off in S3, S4, S5 or G3 states.						
Vcc3_3	3.3 V supply for core well I/O buffers. This power may be shut off in S3, S4, S5 or G3 states.						
VccME	$1.05~\rm V$ supply for the Intel $^{\rm @}$ Management Engine. This plane must be on in S0 and other times the Intel $^{\rm @}$ Management Engine is used.						
VccME3_3	3.3 V supply for the Intel <sup>®</sup> Management Engine I/O and SPI I/O. This is a separate power plane that may or may not be powered in S3–S5 states. This plane must be on in S0 and other times the Intel <sup>®</sup> Management Engine is used.						
VccDMI	Power supply for DMI.  1.1 V or 1.05 V based on the processor used. See the respective processor documentation to find the appropriate voltage level.						
VccLAN	1.05 V supply for LAN controller logic. This is a separate power plane that may or may not be powered in S3–S5 states.						
	NOTE: VccLAN may be grounded if Intel LAN is disabled.						
VccRTC	3.3 V (can drop to 2.0 V min. in G3 state) supply for the RTC well. This power is not expected to be shut off unless the RTC battery is removed or completely drained.						
	NOTE: Implementations should not attempt to clear CMOS by using a jumper to pull VccRTC low. Clearing CMOS in a PCH-based platform can be done by using a jumper on RTCRST# or GPI.						
VccIO	$1.05\ V$ supply for core well I/O buffers. This power may be shut off in S3, S4, S5 or G3 states.						
VccSus3_3	3.3 V supply for suspend well I/O buffers. This power is not expected to be shut off unless the system is unplugged.						
VccSusHDA	Suspend supply for ${\rm Intel}^{\circledR}$ High Definition Audio. This pin can be either 1.5 or 3.3 V.						
VccVRM	1.8 V supply for internal PLL and VRMs						



Table 2-27. Power and Ground Signals (Sheet 2 of 2)

Name	Description
VccpNAND	This pin should be pulled up to 1.8V or 3.3V.
VccADPLLA	1.05 V supply for Display PLL A Analog Power. This power is supplied by the core well.
VccADPLLB	1.05 V supply for Display PLL B Analog Power. This power is supplied by the core well.
VccADAC	3.3 V supply for Display DAC Analog Power. This power is supplied by the come well.
Vss	Grounds.
VSS_NCTF	Non-Critical To Function. These pins are for package mechanical reliability. NOTE: These pins should be connected to Ground.
Vcc3_3_NCTF	Non-Critical To Function. These pins are for package mechanical reliability. NOTE: These pins should be connected the same as the Vcc3_3 pins.
VccRTC_NCTF	Non-Critical To Function. These pins are for package mechanical reliability. NOTE: These pins should be connected to DcpRTC or left as No Connect.
VccSUS3_3_N CTF	Non-Critical To Function. These pins are for package mechanical reliability. NOTE: These pins should be connected the same as the VccSUS3_3 pins.
V_CPU_IO_NC TF	Non-Critical To Function. These pins are for package mechanical reliability. NOTE: These pins should be connected the same as the V_CPU_IO pins.
TP22_NCTF	Non-Critical To Function. These pins are for package mechanical reliability. NOTE: These pins should be connected to Ground.
VccACIk	1.05 V Analog power supply for internal clock PLL. This requires a filter and power is supplied by the core well.  NOTE: This pin can be left as no connect in On-Die VR enabled mode (default).
VccSATAPLL	1.05 V Analog power supply for SATA. This signal is used for the analog power for SATA. This requires an LC filter and is supplied by the core well.  Must be powered even if SATA is not used.  NOTE: This pin can be left as no connect in On-Die VR enabled mode (default).
VccAPLLEXP	1.05 V Analog Power for DMI. This power is supplied by the core well. This requires an LC filter.  NOTE: This pin can be left as no connect in On-Die VR enabled mode (default).
VccFDIPLL	1.05 V analog power supply for the FDI PLL. This power is supplied with core well. This requires an LC filter.  NOTE: This pin can be left as no connect in On-Die VR enabled mode (default).
VccALVDS	3.3 V Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8 V I/O power supply for LVDS. (Mobile Only) This power is supplied by core well.
V_CPU_IO	Powered by the same supply as the processor I/O voltage. This supply is used to drive the processor interface signals. See the respective processor documentation to find the appropriate voltage level.



## 2.28 Pin Straps

### 2.28.1 Functional Straps

The following signals are used for static configuration. They are sampled at the rising edge of PWROK to select configurations (except as noted), and then revert later to their normal usage. To invoke the associated mode, the signal should be driven at least four PCI clocks prior to the time it is sampled.

The PCH has implemented Soft Straps. Soft Straps are used to configure specific functions within the PCH and processor very early in the boot process before BIOS or SW intervention. When Descriptor Mode is enabled, the PCH will read Soft Strap data out of the SPI device prior to the de-assertion of reset to both the Management Engine and the Host system. See Section 5.24.2 for information on Descriptor Mode.

Table 2-28. Functional Strap Definitions (Sheet 1 of 4)

Signal	Usage	When Sampled	Comment	
SPKR	No Reboot	Rising edge of PWROK	The signal has a weak internal pull-down.  NOTE: The internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (the PCH will disable the TCO Timer system reboot feature). The status of this strap is readable using the NO REBOOT bit (Chipset Config Registers: Offset 3410h:bit 5).	
INIT3_3V#	Reserved	Rising edge of PWROK	This signal has a weak internal pull up. Note that the internal pull-up is disabled after PLTRST# de-asserts.  NOTE: This signal should not be pulled low.	
GNT[3]#/ GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	The signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts.If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode (the PCH inverts A16 for all cycles targeting BIOS space).  The status of this strap is readable using the Top Swap bit (Chipset Config Registers:Offset 3414h:bit 0).  Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.	
INTVRMEN	Integrated 1.05 V VRM Enable / Disable	Always	Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high	



Table 2-28. Functional Strap Definitions (Sheet 2 of 4)

Signal	Usage	When Sampled	Comment			
		Rising edge of PWROK	This signal has a weak internal pull-up.  Note that the internal pull-up is disabled after PCIRST# deasserts.  This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers:Offset 3410h:bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.			
GNT1# / GPIO51	Boot BIOS Strap bit [1] BBS[1]		Bit11 Bit 10 Boot BIOS Destination  0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC  NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH SPI bus with a valid descriptor to boot.  NOTE: Booting to PCI is intended for debut/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® Management Engine or Integrated GbE LAN.			
GNT[0]#	Boot BIOS Strap bit[0] BBS[0]	Rising edge of PWROK	This Signal has a weak internal pull-up.  Note that the internal pull-up is disabled after PCIRST# deasserts.  This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers:Offset 3410h:bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap.  Bit11 Bit 10 Boot BIOS Destination  0 1 Reserved  1 0 PCI  1 1 SPI  0 0 LPC  NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor to boot.  NOTE: Booting to PCI is intended for debut/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.			



Table 2-28. Functional Strap Definitions (Sheet 3 of 4)

Signal	Usage	When Sampled	Comment
GNT2#/ GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	This Signal has a weak internal pull-up.  Note that the internal pull-up is disabled after PCIRST# deasserts.  Tying this strap low configures DMI for ESI compatible operation.  NOTE: ESI compatible mode is for server platforms only.  This signal should not be pulled low for desktop and mobile.
NV_ALE	Reserved	Rising edge of PWROK	This signal has a weak internal pull down.  NOTE: This signal should not be pulled high
HDA_DOCK_E N#/GPIO[33]	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of PWROK	Signal has a weak internal pull-up.  If strap is sampled high, the security measures defined in the Flash Descriptor will be in effect (default).  If sampled low, the Flash Descriptor Security will be overridden.  This strap should only be asserted low using external pull down in manufacturing/debug environments ONLY.  NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel <sup>®</sup> Management Engine after chipset bringup and disable runtime Intel <sup>®</sup> Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.
SPI_MOSI	TPM Functionality Disable	Rising edge of MEPWROK	This signal has a weak internal pull-down resistor. This signal must be sampled low.
NV_CLE	DMI Termination Voltage	Rising edge of PWROK	This signal has a weak internal pull-down.
HDA_SDO	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull down. <b>NOTE</b> : This signal should not be pulled high
GPIO8	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull up. Note that the weak internal pull-up is disabled after RSMRST# de-asserts.  NOTE: This signal should not be pulled low
GPIO27	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull-up. note that the weak internal pull-up is disabled after RSMRST# de-asserts.  NOTE: This signal should not be pulled low and can be left as a No Connect.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	This signal has a weak internal pull down. On-Die PLL VR is supplied by 1.8 V when sampled low. NOTE: This signal should not be pulled high.



Table 2-28. Functional Strap Definitions (Sheet 4 of 4)

Signal	Usage	When Sampled	Comment
GPIO15	Reserved	Rising edge of RSMRST# pin	Low = Intel® Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel® Management Engine Crypto TLS cipher suite with confidentiality This signal has a weak internal pull down. NOTE: A strong pull up may be needed for GPIO functionality NOTE: This signal is required to be pulled up to enable TLS. If this signal is pulled down or left floating Intel® RPAT and Intel® AMT with TLS will not be functional.
L_DDC_DATA	LVDS	Rising Edge of PWROK	This signal has a weak internal pull-down.  Note that the weak internal pull-down is disabled after PLTRST# de-asserts.  LVDS is enabled when sampled high. When sampled low LVDS is Disabled.
SDVO_CTRLDA	Digital Display	Rising Edge of	This signal has a weak internal pull-down.  Note that the weak internal pull-down is disabled after PLTRST# de-asserts.  Port B is enabled when sampled high. When sampled low Port B is Disabled.
TA	Port (Port B)	PWROK	
DDPC_CTRLDA	Digital Display	Rising Edge of	This signal has a weak internal pull-down.  Note that the weak internal pull-down is disabled after PLTRST# de-asserts.  Port C is enabled when sampled high. When sampled low Port C is Disabled.
TA	Port (Port C)	PWROK	
DDPD_CTRLDA	Digital Display	Rising Edge of	This signal has a weak internal pull-down.  Note that the weak internal pull-down is disabled after PLTRST# de-asserts.  Port D is enabled when sampled high. When sampled low Port D is Disabled.
TA	Port (Port D)	PWROK	


 $\textbf{NOTE} \colon \mathsf{See} \ \ \mathsf{Section} \ \ 3.1 \ \ \mathsf{for} \ \ \mathsf{full} \ \ \mathsf{details} \ \ \mathsf{on} \ \ \mathsf{pull-up/pull-down} \ \ \mathsf{resistors}.$ 



#### **External RTC Circuitry** 2.28.2

The PCH implements an internal oscillator circuit that is sensitive to step voltage changes in VccRTC. Figure 2-2 shows an example schematic recommended to ensure correct operation of the PCH RTC.

Figure 2-2. Example External RTC Circuit



#### Notes:

- The exact capacitor values for C1 and C2 must be based on the crystal maker recommendations.
- Vbatt is voltage provided by the battery. VccRTC, RTCX1, and RTCX2 are PCH pins. VccRTC powers PCH RTC well.
- 5. RTCX1 is the input to the internal oscillator.
- RTCX2 is the amplified feedback for the external crystal.

§ §



# 3 PCH Pin States

## 3.1 Integrated Pull-Ups and Pull-Downs

Table 3-1. Integrated Pull-Up and Pull-Down Resistors (Sheet 1 of 2)

Signal	Resistor	Nominal	Notes
CL_CLK1	Pull-up/Pull- down	32/100	13, 22
CL_DATA1	Pull-up/Pull- down	32/100	13, 22
CLKOUTFLEX[3:0]/GPIO[67:64]	Pull-down	20K	1, 16
HDA_RST#	Pull-down	20K	2, 16
GPIO15	Pull-down	20K	2, 21
HDA_BCLK	Pull-down	20K	1, 16
HDA_DOCK_EN#/GPIO33	Pull-up	20K	3, 7
HDA_SDIN[3:0]	Pull-down	20K	2
HDA_DOCK_RST# /GPIO13	Pull-down	20K	19, 20
HDA_SYNC, HDA_SDO	Pull-down	20K	2, 7
GNT[3:1]#/GPIO[55,53,51], GNT0#	Pull-up	20K	3, 11, 12
GPIO8 Pul	l-up	20K	3, 21
LAD[3:0]# / FHW[3:0]#	Pull-up	20K	3
LDRQ0#, LDRQ1# / GPIO23	Pull-up	20K	3
NV_ALE, NV_CLE	Pull-down	20K	13
PME#	Pull-up	20K	3
INIT3_3V# Pull-up		20K	3
PWRBTN#	Pull-up	20K	3
SPI_MOSI	Pull-down	20K	3,7
SPI_CS0#, SPI_CS1#, SPI_MISO	Pull-up	20K	3
SPKR	Pull-down	20K	3,15
TACH[3:0]/GPIO[7,6,1,17]	Pull-up	20K	3;only on TACH[3:0]
USB[13:0] [P,N]	Pull-down	20K	5
DDP[D:C]_CTRLCLK P	ull-down	10K	
DDP[D:C]_CRTLDATA	Pull down	20K	3, 15
SDVO_CTRLDATA,L_DDC_DATA	Pull down	20K	3, 15
SDVO_CTRLCLK P	ull down	20K	3
BATLOW#/GPIO72	Pull-up	20K	3
CLKOUT_PCI[4:0]	Pull-down	20K	1, 16
GPIO27	Pull-up	20K	3, 21
PCIECLKRQ0#/GPIO73	Pull-up	20K	3, 21



#### Table 3-1. Integrated Pull-Up and Pull-Down Resistors (Sheet 2 of 2)

Signal	Resistor	Nominal	Notes
JTAG_TDI, JTAG_TMS, TRST#	Pull-up	20K	1, 17
JTAG_TCK	Pull-down	20K	1, 18
GPIO28	Pull-up	20K	3
PCIECLKRQ6#/GPIO45	Pull-up	20K	3

#### NOTES:

- 1. Simulation data shows that these resistor values can range from 10 k $\Omega$  to 40 k $\Omega$ .
- 2. Simulation data shows that these resistor values can range from 9 k $\Omega$  to 50 k $\Omega$ .
- 3. Simulation data shows that these resistor values can range from 15 k $\Omega$  to 40 k $\Omega$ .
- 4. Simulation data shows that these resistor values can range from  $7.5k\Omega$  to  $16k\Omega$
- 5. Simulation data shows that these resistor values can range from 14.25 k $\Omega$  to 24.8 k $\Omega$
- 6. Simulation data shows that these resistor values can range from 10 k $\Omega$  to 30 k $\Omega$ .
- 7. The pull-up or pull-down on this signal is only enabled at boot/reset for strapping function.
- 8. Simulation data shows that these resistor values can range from 10 k $\Omega$  to 20 k $\Omega$ . The internal pull-up is only enabled during PLTRST# assertion.
- 9. The pull-down on this signal is only enabled when in S3.
- 10. The pull-up or pull-down on this signal is only enabled during reset.
- 11. The pull-up on this signal is not enabled when PCIRST# is high.
- 12. The pull-up on this signal is not enabled when PWROK is low.
- 13. Simulation data shows that these resistor values can range from 15 k $\Omega$  to 31 k $\Omega$ .
- 14. The pull-down is disabled after pins are driven strongly to logic zero when PWROK is asserted.
- 15. The Pull-up or pull down is not active when PLTRST# is NOT asserted.
- 16. The pull-down is enabled when PWROK is low.
- 17. External termination is also required on these signals for JTAG enabling. Internal pull-up is added in B-step Silicon.
- 18. External termination is also required on these signals for JTAG enabling. Internal pull-down is added in B-step Silicon.
- 19. Simulation data shows that these resistor values can range from 20 k $\Omega$  to 27 k $\Omega$ .
- 20. Pull-down is enabled only when PCIRST# pin is driven low.
- 21. Pull-up is disabled after RSMRST# is de-asserted.
- 22. The Controller Link Clock and Data buffers use internal pull-up or pull-down resistors to drive a logical 1 or 0.



## 3.2 Output and I/O Signals Planes and States

Table 3.2and Table 3-3 shows the power plane associated with the output and I/O signals, as well as the state at various times. Within the table, the following terms are used:

"High-Z" Tri-state. The PCH not driving the signal high or low.

"High" The PCH is driving the signal to a logic 1.
"Low" The PCH is driving the signal to a logic 0.

"Defined" Driven to a level that is defined by the function or external pull-

up/pull-down resistor (will be high or low).

"Undefined" The PCH is driving the signal, but the value is indeterminate.

"Running" Clock is toggling or signal is transitioning because function not

stopping.

"Off" The power plane is off; The PCH is not driving when configured

as an output or sampling when configured as an input.

"Input" The PCH is sampling and signal state determined by external

driver.

**Note:** Signal levels are the same in S4 and S5, except as noted.

The PCH suspend well signal states are indeterminate and undefined and may glitch prior to RSMRST# de-assertion. This does not apply to LAN\_RST#, SLP\_S3#, SLP\_S4#, S4\_STATE# and SLP\_S5#. These signals are determinate and defined prior to RSMRST# de-assertion.

The PCH core well signal states are indeterminate and undefined and may glitch prior to PWROK assertion. This does not apply to THRMTRIP#. This signal is determinate and defined prior to PWROK assertion.

Table 3-2. Power Plane and States for Output and I/O Signals for Desktop Configurations (Sheet 1 of 5)

Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	S0/S1	<b>S</b> 3	\$4/\$5		
		PCI E	xpress*					
PETp[8:1], PETn[8:1]	Core	High	High <sup>5</sup>	Defined	OFF	OFF		
DMI								
DMI[3:0]TXP, DMI[3:0]TXN	Core	High	High	Defined	Off	Off		
	PCI Bus							
AD[31:0]	Core	Low	Undefined	Defined	Off	Off		
C/BE[3:0]#	Core	Low	Undefined	Defined	Off	Off		
DEVSEL#	Core	High-Z	High-Z	High-Z	Off	Off		
FRAME#	Core	High-Z	High-Z	High-Z	Off	Off		
GNT0# <sup>8</sup> , GNT[3:1]# <sup>8</sup> / GPIO[55, 53, 51]	Core	High	High	High	Off	Off		
IRDY#, TRDY#	Core	High-Z	High-Z	High-Z	Off	Off		



Table 3-2. Power Plane and States for Output and I/O Signals for Desktop Configurations (Sheet 2 of 5)

	ı		1		1	ı
Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	S0/S1	<b>S</b> 3	\$4/\$5
PAR	Core	Low	Low	Low	Off	Off
PCIRST#	Suspend	Low	High	High	Low	Low
PERR#	Core	High-Z	High-Z	High-Z	Off	Off
PLOCK#	Core	High-Z	High-Z	High-Z	Off	Off
STOP#	Core	High-Z	High-Z	High-Z	Off	Off
	1	LPC/FWI	H Interface		•	1
LAD[3:0] / FWH[3:0]	Core	High	High	High	Off	Off
LFRAME# / FWH[4]	Core	High	High	High	Off	Off
INIT3_3V# <sup>8</sup>	Core	High	High	High	Off	Off
		SATA I	nterface			
SATA[5:0]TXP, SATA[5:0]TXN	Core	High-Z	High-Z	Defined	Off	Off
SATALED#	Core	High-Z	High-Z	Defined	Off	Off
SATAICOMPO	Core	High	High	Defined	Off	Off
SCLOCK/GPIO22	Core	High-Z (Input)	High-Z (Input)	Defined	Off	Off
SLOAD/GPIO38	Core	High-Z (Input)	High-Z (Input)	Defined	Off	Off
SDATAOUT[1:0]/ GPIO[48,39]	Core	High-Z	High-Z	High-Z	Off	Off
	1	Inte	rrupts		<u> </u>	1
PIRQ[A:D]#,	Core	High-Z	High-Z	High-Z	Off	Off
PIRQ[H:E]# / GPIO[5:2]	Core	High-Z (Input)	High-Z (Input)	Defined	Off	Off
SERIRQ	Core	High-Z	High-Z	High-Z	Off	Off
		USB I	nterface			
USB[13:0][P,N]	Suspend	Low	Low	Defined	Defined	Defined
USBRBIAS	Suspend	High-Z	High-Z	High	High	High
		Power M	anagement			
LAN_PHY_PWR_CTRL  11/GPIO12	Suspend	Low	Low	Defined	Defined	Defined
PLTRST#	Suspend	Low	High	High	Low	Low
SLP_M# <sup>6</sup>	Suspend	Low	High	High	Defined	Defined
SLP_S3#	Suspend	Low	High	High	Low	Low
SLP_S4#	Suspend	Low	High	High	High	Low
SLP_S5#/GPIO63	Suspend	Low	High	High	High	Low <sup>3</sup>
SUS_STAT#/GPIO61	Suspend	Low	High	High	Low	Low
SUSCLK/GPI062	Suspend	Low		Runnin	g	
DRAMPWROK	Suspend	Low	High-Z	High-Z	High-Z	Low



Table 3-2. Power Plane and States for Output and I/O Signals for Desktop Configurations (Sheet 3 of 5)

Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	S0/S1	<b>S</b> 3	\$4/\$5			
Core	Low	Low	Defined	Off	Off			
Core	High-Z (Input)	High-Z (Input)	Defined	Off	Off			
Suspend	Low	Defined <sup>9</sup>	High Def	in ed	Defined			
	Processo	r Interface						
CPU	Dependant on A20GATE Signal	See Note 1	High	Off	Off			
CPU	Low <sup>3</sup>	High	High	Off	Off			
	SMBus	Interface						
Suspend	High-Z	High-Z	Defined	Defined	Defined			
System Management Interface								
Suspend	High-Z	High-Z <sup>12</sup>	Defined	Defined	Defined			
Suspend	High-Z	High-Z	Defined	Defined	Defined			
Suspend	High-Z	High-Z	Defined	Defined	Defined			
Suspend	High-Z	High-Z	Defined	Defined	Defined			
Suspend	High-Z	High-Z	Defined	Defined	Defined			
Suspend	High-Z	High-Z	Defined	Defined	Defined			
Suspend	High-Z	High-Z	High-Z	High-Z	High-Z			
	Miscellane	eous Signals						
Core	Low	Low	Defined	Off	Off			
	Clockin	g Signals						
Core	Running	Running	Running	Off	Off			
Core	Running	Running	Running	Off	Off			
Core	Running	Running	Running	Off	Off			
Core	Running	Running	Running	Off	Off			
Core	Running	Running	Running	Off	Off			
Core	Running	Running	Running	Off	Off			
Core	Running	Running	Running	Off	Off			
Core	Low	Low	Running/ Low	Off	Off			
	Core Core Core Suspend CPU CPU Suspend Suspend Suspend Suspend Suspend Core Core Core Core Core Core	Core Low Core High-Z (Input) Suspend Low  Processor  CPU Dependant on A20GATE Signal CPU Low³  SMBus Suspend High-Z System Manag Suspend High-Z Core Low  Clockin  Core Running  Core Running	Plane Reset² after Reset² Core Low Low Core (Input) High-Z (Input) Suspend Low Defined9  Processor Interface  CPU Dependant on A20GATE Signal CPU Low³ High-Z Suspend High-Z High-Z System Management Interface  Suspend High-Z High-Z Core Low Low Clocking Signals  Core Running Running  Core Running Running	Core Low Low Defined Core High-Z (Input) Defined Suspend Low Defined  CPU Dependant on A20GATE Signal  CPU Low³ High-Z High-Z Suspend High-Z High-Z Suspend High-Z High-Z Defined  System Management Interface  Suspend High-Z High-Z Defined  Core Low Low Defined  Clocking Signals  Core Low Low Defined  Clocking Signals  Core Running Running Running  Core Running Running Running	Plane Reset² after Reset² SUST SS  Core Low Low Defined Off  Core (Input) High-Z (Input) Defined Off  Suspend Low Defined³ High Defin ed  Processor Interface  CPU Dependant on A20GATE Signal CPU Low³ High High Off  SMBus Interface  Suspend High-Z High-Z Defined Defined System Management Interface  Suspend High-Z High-Z Defined Defined Suspend High-Z High-Z High-Z High-Z High-Z High-Z Miscellaneous Signals  Core Low Low Defined Off  Clocking Signals  Core Running Running Running Off  Core Running Running Running Off			



Table 3-2. Power Plane and States for Output and I/O Signals for Desktop Configurations (Sheet 4 of 5)

(Silect 4 of			ı	ı	ı	1
Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	S0/S1	<b>S</b> 3	S4/S5
XTAL25_OUT	Core	Running	Running	Running	Off	Off
XCLK_RCOMP Core	9	High-Z	High-Z	High-Z	Off	Off
	Inte	I <sup>®</sup> High Defini	tion Audio Inter	face		
HDA_RST#	HDA Suspend	Low	Low <sup>4</sup>	Defined	Low	Low
HDA_SDO <sup>8</sup>	HDA Suspend	Low	Low	Low	Low	Low
HDA_SYNC <sup>8</sup>	HDA Suspend	Low	Low	Low	Low	Low
HDA_BCLK	HDA Suspend	Low	Low	Low	Low	Low
		UnMultiplexe	d GPIO Signals			
GPIO8 <sup>8</sup>	Suspend	High	High	Defined	Defined	Defined
GPIO15 <sup>8</sup>	Suspend	Low	Low	Defined	Defined	Defined
GPIO24	Suspend	Low	Low	Defined	Defined	Defined
GPIO27 <sup>8</sup>	Suspend	High	Low	Defined	Defined	Defined
GPIO32	Core	High	High	Defined	Off	Off
GPIO35	Core	Low	Low	Defined	Off	Off
GPIO57	Suspend	High-Z (Input)	High-Z (Input)	Defined	Defined	Defined
GPIO72	Suspend	High-Z (Input)	High-Z (Input)	Defined	Defined	Defined
	Multiple	exed GPIO Sig	nals used as GP	IO only	<u> </u>	<u> </u>
GPIO0	Core	High-Z (Input)	High-Z(Input)	Defined	Off	Off
GPIO13 <sup>10</sup>	HDA Suspend	Low	High-Z	Defined	Defined	Defined
GPIO28	Suspend	High-Z	High-Z	Defined	Defined	Defined
GPIO30 <sup>10</sup>	Suspend	High-Z (Input)	High-Z (Input)	Defined	Defined	Defined
GPIO31 <sup>10</sup>	Suspend	High-Z (Input)	High-Z (Input)	Defined	Defined	Defined
GPIO33 <sup>10</sup>	Core	High	High	Defined	Off	Off
	•	SPI II	nterface			
SPI_CS0#	ME33IO	High <sup>13</sup>	High	Defined	Defined	Defined
SPI_CS1# <sup>8</sup>	ME33IO	High <sup>13</sup>	High	Defined	Defined	Defined
SPI_MOSI <sup>8</sup>	ME33IO	Low <sup>13</sup>	Low	Defined	Defined	Defined
SPI_CLK	ME33IO	Low <sup>13</sup>	Low	Running	Defined	Defined
1	ntel <sup>®</sup> Quiet	System Techn	ology and Thern	nal Reporti	ng	
PWM[3:0]	Core	High-Z	Low	Defined	Off	Off



Table 3-2. Power Plane and States for Output and I/O Signals for Desktop Configurations (Sheet 5 of 5)

	1	I	1			
Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	S0/S1	\$3	\$4/\$5
SST	Suspend	High-Z	Low	Defined	Off	Off
PECI	CPU	Low	Low	Defined	Off	Off
	Ar	nalog Display	/ CRT DAC Signa	ıls		
CRT_RED, CRT_GREEN, CRT_BLUE	Core	High-Z	High-Z	High-Z	Off	Off
DAC_IREF	Core	High-Z	High-Z	High-Z	Off	Off
CRT_HSYNC	Core	Low	Low	Low	Off	Off
CRT_VSYNC	Core	Low	Low	Low	Off	Off
CRT_DDC_CLK	Core	High-Z	High-Z	High-Z	Off	Off
CRT_DDC_DATA	Core	High-Z	High-Z	High-Z	Off	Off
CRT_IRTN	Core	High-Z	High-Z	High-Z	Off	Off
	- In	ntel <sup>®</sup> Flexible	Display Interfac	е		1
FDI_RXP[7:0], FDI_RXN[7:0]	Core	High-Z	High-Z	High-Z	Off	Off
FDI_FSYNC[1:0]	Core	High-Z	High-Z	High-Z	Off	Off
FDI_LSYNC[1:0]	Core	High-Z	High-Z	High-Z	Off	Off
FDI_INT	Core	High-Z	High-Z	High-Z	Off	Off
	l	Digital Disp	olay Interface			1
DDP[D:B]_[3:0]P, DDP[D:B]_[3:0]N	Core	High-Z	High-Z	Defined	Off	Off
DDP[D:B]_AUXP, DDP[D:B]_AUXN	Core	High-Z	High-Z	Defined	Off	Off
SDVO_CTRLCLK, SDVO_CTRLDATA	Core	Low	High-Z	Defined	Off	Off
DDPC_CTRLCLK, DDPC_CTRLDATA	Core	High-Z	High-Z	Defined	Off	Off
DDPD_CTRLCLK, DDPD_CTRLDATA	Core	High-Z	High-Z	Defined	Off	Off

#### NOTES:

- PCH drives PROCPWRGD after PWROK and SYS\_PWROK signals are active, and thus will be driven low by PCH when either of these signals are inactive. During boot, or during a hard reset with power cycling, PROCPWRGD will be expected to transition from low to High-Z
- The states of Core and processor signals are evaluated at the times During PLTRST# and Immediately after PLTRST#. The states of the LAN and GLAN signals are evaluated at the times During LAN\_RST# and Immediately after LAN\_RST#. The states of the Controller Link signals are taken at the times During CL\_RST# and Immediately after CL\_RST#. The states of the Suspend signals are evaluated at the times During RSMRST# and Immediately after RSMRST#, with an exception to GPIO signals; see Section 2.25 for more details on GPIO state after reset. The states of the HDA signals are evaluated at the times During HDA\_RST# and Immediately after HDA\_RST#
- 3. SLP\_S5# signals will be high in the S4 state.



- 4. Low until Intel<sup>®</sup> High Definition Audio Controller Reset bit set (D27:F0:Offset HDBAR+08h:bit 0), at which time HDA\_RST# will be High and HDA\_BIT\_CLK will be Running.
- 5. PETp/n[8:1] high until port is enabled by software.
- 6. The SLP M# state will be determined by Intel® Management Engine Firmware.
- 7. The state of signals in S3–S5 will be defined by Intel<sup>®</sup> AMT Policies.
- 8. This signal is sampled as a functional strap during reset. See Functional straps definition table for usage.
- 9. SLP\_LAN# behavior after reset is dependent on value of SLP\_LAN# default value bit.
- 10. Native functionality multiplexed with these GPIOs are not used in Desktop Configurations. During reset an Internal pull-down will drive this pin low. The pull down will be disabled after PCIRST# de-assertion.
- 11. Native/GPIO functionality controlled using soft straps. Default to Native functionality until soft straps are loaded.
- 12. State of the pins depend on the source of VccME3\_3 power.
- 13. Pin is tri-stated prior to MEPWROK assertion during Reset.

Table 3-3. Power Plane and States for Output and I/O Signals for Mobile Configurations (Sheet 1 of 5)

•	_						
Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	C-x states	S0/S1	<b>S</b> 3	\$4/\$5
			PCI Express*				
PET[8:1]p, PET[8:1]n	Core	High	High <sup>5</sup>	Defined	Defined	Off	Off
			DMI				
DMI[3:0]TXP, DMI[3:0]TXN	Core	High	High	Defined	Defined	Off	Off
			PCI Bus				
AD[31:0] Core		Low	Undefined	Defined	Defined	Off	Off
C/BE[3:0]# Core		Low	Undefined	Defined	Defined	Off	Off
CLKRUN# <sup>19</sup> (Mobile Only) / GPIO32	Core	Low	Low	Defined	Defined	Off	Off
GNT0# <sup>8</sup> GNT[3:1]# <sup>8</sup> / GPIO[55,53,51]	Core Hig	h	High	High	High	Off	Off
DEVSEL#	Core Hig	h- Z	High-Z	High-Z	High-Z	Off	Off
FRAME#	Core Hig	h- Z	High-Z	High-Z	High-Z	Off	Off
IRDY#, TRDY#	Core	High-Z	High-Z	High-Z	High-Z	Off	Off
PAR	Core L	ow	Undefined	Defined	Defined	Off	Off
PCIRST#	Suspend L	ow	High	High	High	Low	Low
PERR#	Core Hig	h- Z	High-Z	High-Z	High-Z	Off	Off
PLOCK#	Core Hig	h- Z	High-Z	High-Z	High-Z	Off	Off
STOP#	Core Hig	h- Z	High-Z	High-Z	High-Z	Off	Off
		LP	C/FWH Interfac	се			
LAD[3:0] / FWH[3:0]	Core	High	High	High	High	Off	Off



Table 3-3. Power Plane and States for Output and I/O Signals for Mobile Configurations (Sheet 2 of 5)

Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	C-x states	S0/S1	<b>S</b> 3	\$4/\$5
LFRAME# / FWH[4]	Core	High	High	High	High	Off	Off
INIT3_3V# <sup>8</sup>	Core	High High		High	High	Off	Off
		5	SATA Interface				
SATA[5:0]TXP, SATA[5:0]TXN	Core	High-Z	High-Z	Defined	Defined	Off	Off
SATALED#	Core	High-Z	High-Z	Defined	Defined	Off	Off
SATAICOMPO	Core	High-Z	High-Z	Defined	Defined	Off	Off
SCLOCK/GPIO22	Core	High-Z (Input)	High-Z (Input)	Defined	Defined	Off	Off
SLOAD/GPIO38	Core	High-Z (Input)	High-Z (Input)	Defined D	efined	Off	Off
SDATAOUT[1:0]/ GPIO[48,39]	Core	High-Z (Input)	High-Z (Input)	Defined	Defined	Off	Off
			Interrupts				
PIRQ[A:D]#	Core	High-Z	High-Z	Defined	Defined	Off	Off
PIRQ[H:E]# / GPIO[5:2]	Core	High-Z (Input)	High-Z (Input)	Defined	Defined	Off	Off
SERIRQ	Core	High-Z	High-Z	Running	High-Z	Off	Off
			USB Interface				
USB[13:0][P,N]	Suspend	Low	Low	Defined	Defined	Defined	Defined
USBRBIAS	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined
		Pov	wer Manageme	nt			
PLTRST#	Suspend	Low	High	High	High	Low	Low
SLP_M# <sup>6</sup>	Suspend	Low	High	High	High	Defined	Defined
SLP_S3#	Suspend	Low	High	High	High	Low	Low
SLP_S4#	Suspend	Low	High	High	High	High	Defined
SLP_S5#/GPIO63	Suspend	Low	High	High	High	High	Low <sup>3</sup>
SUS_STAT#/ GPIO61	Suspend	Low	High	High	High	Low	Low
SUSCLK	Suspend	Low			Running		
SUS_PWR_DN_ACK /GPIO30	Suspend	High-Z (Input)	High-Z (Input)	Defined	Defined	Defined	Defined
DRAMPWROK	Suspend	Low High	- Z	High-Z	High-Z	High-Z	Low
LAN_PHY_PWR_CTR L <sup>10</sup> /GPIO12	Suspend	Low	Low	Defined	Defined	Defined	Defined
PMSYNCH	Core	Low Low		Defined/ Low <sup>11</sup>	Defined	Off	Off
STP_PCI#/GPIO34	Core	High-Z (Input)	High-Z (Input)	Defined	Defined	Off	Off
SLP_LAN# <sup>16</sup> / GPIO29	Suspend	Low	Defined <sup>16</sup>	High	High	Defined	Defined
		Pro	cessor Interfa	ce			
PROCPWRGD <sup>1</sup>	Core	Low	High	High	High	Off Off	
•			•				



Table 3-3. Power Plane and States for Output and I/O Signals for Mobile Configurations (Sheet 3 of 5)

(01.00	(Sheet 3 of 5)								
Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	C-x states	S0/S1	<b>S</b> 3	\$4/\$5		
		S	MBus Interface	•					
SMBCLK, SMBDATA	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined		
		System I	Management In	nterface			1		
SML0ALERT#/ GPIO60	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined		
SML0DATA	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined		
SML0CLK	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined		
GPIO58/SML1CLK	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined		
SML1ALERT#/ GPIO74	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined		
SML1DATA/GPIO75	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined		
JTAG_TDO	Suspend	High-Z	High-Z	High-Z	High-Z	High-Z	High-Z		
Miscellaneous Signals									
SPKR <sup>8</sup>	Core	Low	Low	Defined	Defined	Off	Off		
	Clocking Signals								
CLKOUT_BCLKO_P / CLKOUT_PCIEB_P, CLKOUT_BCLKO_N / CLKOUT_PCIEB_N	Core	Running	Running	Running	Running	Off	Off		
CLKOUT_DP_P / CLKOUT_BCLK1_P, CLKOUT_DP_N / CLKOUT_BCLK1_N,	Core	Running	Running	Running	Running	Off	Off		
CLKOUT_DMI_P, CLKOUT_DMI_N	Core	Running	Running	Running	Running	Off	Off		
XTAL25_OUT	Core	High-Z	High-Z	High-Z	High-Z	Off	Off		
XCLK_RCOMP	Core	High-Z	High-Z	High-Z	High-Z	Off	Off		
CLKOUT_PEG_A_P, CLKOUT_PEG_A_N	Core	Running	Running	Running	Running	Off	Off		
CLKOUT_PEG_B_P, CLKOUT_PEG_B_N	Core	Running	Running	Running	Running	Off	Off		
CLKOUT_PCIE[7:0] P, CLKOUT_PCIE[7:0] N	Core	Running	Running	Running	Running	Off	Off		
CLKOUT_PCI[4:0]	Core	Running	Running	Running	Running	Off	Off		
CLKOUTFLEX[3:0]/ GPIO[67:64]	Core	Low Low		Running/ Low	Running	Off	Off		
		Intel <sup>®</sup> High	Definition Audi	o Interface	<u> </u>				
HDA_RST#	HDA Suspend	Low	Low <sup>4</sup>	High	Defined	Low	Low		
HDA_SDO <sup>8</sup>	HDA Suspend	Low	Low	Low	Low	Low	Low		



Table 3-3. Power Plane and States for Output and I/O Signals for Mobile Configurations (Sheet 4 of 5)

Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	C-x states	S0/S1	<b>S</b> 3	S4/S5
HDA_SYNC <sup>8</sup>	HDA Suspend	Low	Low	Low	Low	Low	Low
HDA_BCLK	HDA Suspend	Low	Low	Low	Low	Low	Low
HDA_DOCK_EN#/ GPIO33	Core	High	High <sup>13</sup>	Defined	Defined	Off	Off
HDA_DOCK_RST#/ GPIO13	HDA Suspend	Low <sup>12</sup>	High-Z <sup>12</sup>	Defined	Defined	Defined	Defined
		UnMult	iplexed GPIO S	ignals			
GPIO8 <sup>8</sup>	Suspend	High	High	Defined	Defined	Defined	Defined
GPIO15 <sup>8</sup>	Suspend	Low	Low	Defined	Defined	Defined	Defined
GPIO24	Suspend	Low	Low	Defined	Defined	Defined	Defined
GPIO27 <sup>8</sup>	Suspend	High	Low	Defined	Defined	Defined	Defined
GPIO28	Suspend	High-Z	High-Z	Defined	Defined	Defined	Defined
GPIO35	Core	Low	Low	Defined	Defined	Off	Off
GPIO57	Suspend	High-Z (Input)	High-Z (Input)	Defined	Defined	Defined	Defined
	Mu	ultiplexed GP	IO Signals used	as GPIO o	only		
GPIO0	Core	High-Z (Input)	High-Z (Input)	Defined	Defined	Off	Off
GPIO[7,6,1,17] <sup>9</sup>	Core	High-Z	High-Z	Defined	Defined	Off	Off
			SPI Interface				
SPI_CS0#	ME33IO	High <sup>18</sup>	High	Defined	Defined	Defined	Defined
SPI_CS1# <sup>8</sup>	ME33IO	High <sup>18</sup>	High	Defined	Defined	Defined	Defined
SPI_MOSI <sup>8</sup>	ME33IO	Low <sup>18</sup>	Low	Defined	Defined	Defined	Defined
SPI_CLK	ME33IO	Low <sup>18</sup>	Low	Running	Running	Defined	Defined
	Intel <sup>®</sup> C	uiet System	Technology and	d Thermal I	Reporting		
PECI	CPU	Low	Low	Defined	Defined	Off	Off
			Controller Link				
CL_CLK1 <sup>7</sup>	Suspend	High/Low <sup>15</sup>	High/Low <sup>15</sup>	Defined	Defined	Defined	Defined
CL_DATA1 <sup>7</sup>	Suspend	High/Low <sup>15</sup>	High/Low <sup>15</sup>	Defined	Defined	Defined	Defined
CL_RST1# <sup>7</sup>	Suspend	Low	High	Defined	High	High	High
			LVDS Signals				
LVDSA_DATA[3:0],	C-	11:-1 7	11:-1 7	Defined/	Defined/	0.00	0.00
LVDSA_DATA#[3:0]	Core	High-Z	High-Z	High-Z <sup>14</sup>	High-Z <sup>14</sup>	Off	Off
LVDSA_CLK, LVDSA_CLK#	Core	High-Z	High-Z	Defined/ High-Z <sup>14</sup>	Defined/ High-Z <sup>14</sup>	Off	Off
LVDSB_DATA[3:0], LVDSB_DATA#[3:0]	Core	High-Z	High-Z	Defined/ High-Z <sup>14</sup>	Defined/ High-Z <sup>14</sup>	Off	Off
LVDSB_CLK, LVDSB_CLK#	Core	High-Z	High-Z	Defined/ High-Z <sup>14</sup>	Defined/ High-Z <sup>14</sup>	Off	Off
L_DDC_CLK	Core	High-Z	High-Z	High-Z	High-Z	Off	Off



Table 3-3. Power Plane and States for Output and I/O Signals for Mobile Configurations (Sheet 5 of 5)

	1	1	1				
Signal Name	Power Plane	During Reset <sup>2</sup>	Immediately after Reset <sup>2</sup>	C-x states	S0/S1	<b>S</b> 3	\$4/\$5
L_DDC_DATA	Core	Low	High-Z	High-Z	High-Z	Off	Off
L_VDD_EN	Core	High-Z	High-Z	High/ High-Z <sup>14</sup>	High/ High-Z <sup>14</sup>	Off	Off
L_BKLTEN	Core	High-Z	High-Z	High/ High-Z <sup>14</sup>	High/ High-Z <sup>14</sup>	Off	Off
L_BKLTCTL	Core	High-Z	High-Z	High/ High-Z <sup>14</sup>	High/ High-Z <sup>14</sup>	Off	Off
L_CTRL_CLK	Core	High-Z	High-Z	High-Z	High-Z	Off	Off
L_CTRL_DATA	Core	High-Z	High-Z	High-Z	High-Z	Off	Off
LVD_VBG, LVD_VREFH, LVD_VREFL	Core	High-Z	High-Z	High-Z	High-Z	Off	Off
		Analog Di	splay / CRT DA	C Signals			
CRT_RED, CRT_GREEN, CRT_BLUE	Core	High-Z	High-Z	Defined	Defined	Off	Off
DAC_IREF	Core	High-Z	High-Z	High-Z	High-Z	Off	Off
CRT_HSYNC	Core	Low	Low	Low	Low	Off	Off
CRT_VSYNC	Core	Low	Low	Low	Low	Off	Off
CRT_DDC_CLK	Core	High-Z	High-Z	High-Z	High-Z	Off	Off
CRT_DDC_DATA	Core	High-Z	High-Z	High-Z	High-Z	Off	Off
CRT_IRTN	Core	High-Z	High-Z	High-Z	High-Z	Off	Off
		Intel <sup>®</sup> Fle	exible Display I	nterface			
FDI_RXP[7:0], FDI_RXN[7:0]	Core	High-Z	High-Z	Defined	Defined	Off	Off
FDI_FSYNC[1:0]	Core	High-Z	High-Z	Defined	Defined	Off	Off
FDI_LSYNC[1:0]	Core	High-Z	High-Z	Defined	Defined	Off	Off
FDI_INT	Core	High-Z	High-Z	Defined	Defined	Off	Off
		Digita	al Display Inter	face			
DDP[D:B]_[3:0]P, DDP[D:B]_[3:0]N,	Core	High-Z	High-Z	Defined	Defined	Off	Off
DDP[D:B]_AUXP, DDP[D:B]_AUXN	Core	High-Z	High-Z	Defined	Defined	Off	Off
SDVO_CTRLCLK, SDVO_CTRLDATA	Core	Low	High-Z	Defined	Defined	Off	Off
DDPC_CTRLCLK, DDPC_CTRLDATA	Core	High-Z	High-Z	Defined	Defined	High-Z	Off
DDPD_CTRLCLK, DDPD_CTRLDATA	Core	High-Z	High-Z	Defined	Defined	High-Z	Off

#### NOTES:

 PCH drives PROCPWRGD after PWROK and SYS\_PWROK signals are active, and thus will be driven low by PCH when either of these signals are inactive. During boot, or during a hard reset with power cycling, PROCPWRGD will be expected to transition from low to High-Z



- The states of Core and processor signals are evaluated at the times during PLTRST# and Immediately after PLTRST#. The states of the LAN and GLAN signals are evaluated at the times During LAN\_RST# and Immediately after LAN\_RST#. The states of the Controller Link signals are taken at the times During CL\_RST# and Immediately after CL\_RST#. The states of the Suspend signals are evaluated at the times During RSMRST# and Immediately after RSMRST#, with an exception to GPIO signals; see Section 2.25 for more details on GPIO state after reset. The states of the HDA signals are evaluated at the times During HDA\_RST# and Immediately after HDA\_RST#.
- 3. SLP\_S5# signals will be high in the S4 state.
- Low until Intel<sup>®</sup> High Definition Audio Controller Reset bit set (D27:F0:Offset HDBAR+08h:bit 0), at which time HDA\_RST# will be High and HDA\_BIT\_CLK will be Running.
- 5. PETp/n[8:1] high until port is enabled by software.
- 6. The SLP\_M# state will be determined by Intel® Management Engine Firmware.
- 7. The state of signals in S3-S5 will be defined by Intel<sup>®</sup> AMT Policies.
- 8. This signal is sampled as a functional strap during Reset. See Functional straps definition table for usage.
- 9. Native functionality multiplexed with these GPIOs is not used in Mobile Configurations.
- Native/GPIO functionality controlled using soft straps. Default to Native functionality until soft straps are loaded.
- 11. PMSYNCH is low in C6/C7 states only.
- 12. This pin will be driven to a High when Dock Attach bit is set (Docking Control Register D27:F0 offset 4Ch). During reset an Internal pull-down will drive this pin low. The pull down will be disabled after PCIRST# de-assertion.
- 13. This pin will be driven to a Low when Dock Attach bit is set (Docking Control Register D27:F0 offset 4Ch)
- 14. PCH tristates these signals when LVDS port is disabled.
- 15. Controller Link Clock and Data buffers use internal pull-up and pull-down resistors to drive a logical 1 or a 0.
- 16. SLP\_LAN# behavior after reset is dependent on value of SLP\_LAN# default value bit.
- 17. State of the pins depend on the source of VccME3\_3 power.
- 18. Pin is tri-stated prior to MEPWROK assertion during Reset
- 19. CLKRUN# is driven to a logic 1 during reset for Mobile configurations (default is native function) to ensure that PCI clocks can toggle before devices come out of reset. For desktop configurations this pin defaults to GPIO mode strongly driving a logic 1.



## 3.3 Power Planes for Input Signals

Table 3-4 and Table 3-5 show the power plane associated with each input signal, as well as what device drives the signal at various times. Valid states include:

- High
- Low
- Static: Will be high or low, but will not change
- Driven: Will be high or low, and is allowed to change
- Running: For input clocks

The PCH suspend well signal states are indeterminate and undefined and may glitch prior to RSMRST# de-assertion. This does not apply to LAN\_RST#, SLP\_S3#, SLP\_S4#, S4\_STATE# and SLP\_S5#. These signals are determinate and defined prior to RSMRST# de-assertion.

The PCH core well signal states are indeterminate and undefined and may glitch prior to PWROK assertion. This does not apply to FERR# and THRMTRIP#. These signals are determinate and defined prior to PWROK assertion.

Table 3-4. Power Plane for Input Signals for Desktop Configurations (Sheet 1 of 3)

Signal Name	Power Well	Driver During Reset	S0/S1	<b>S</b> 3	\$4/\$5
	•	DMI			
DMI_CLKP, DMI_CLKN	Core	Clock Generator	Running	Off	Off
DMI[3:0]RXP, DMI[3:0]RXN	Core	Processor	Driven	Off	Off
		PCI Express*			
PER[8:1]p, PERn[8:1]n	Core	PCI Express* Device	Driven	Off	Off
		PCI Bus			
REQ0#, REQ1# / GPIO50 <sup>1</sup> REQ2# / GPIO52 <sup>1</sup> REQ3# / GPIO54 <sup>1</sup>	Core	External Pull-up	Driven	Off	Off
PME#	Suspend	Internal Pull-up	Driven	Driven	Driven
SERR#	Core	PCI Bus Peripherals	High	Off	Off
		LPC Interface			
LDRQ0#	Core	LPC Devices	High	Off	Off
LDRQ1# / GPIO23 <sup>1</sup>	Core	LPC Devices	High	Off	Off
		SATA Interface			
SATA[5:0]RXP, SATA[5:0]RXN	Core	SATA Drive	Driven	Off	Off
SATAICOMPI	Core	High-Z	High-Z	Defined	Off
SATA[5:4]GP/GPIO[49,16] <sup>1</sup>	Core	External Device or External Pull-up/Pull-down	Driven	Off	Off
SATA[3:0]GP / GPIO[37, 36, 19, 21] <sup>1</sup>	Core	External Device or External Pull-up/Pull-down	Driven	Off	Off
				•	



Table 3-4. Power Plane for Input Signals for Desktop Configurations (Sheet 2 of 3)

Signal Name	Power Well	<b>Driver During Reset</b>	S0/S1	<b>S</b> 3	S4/S5
		USB Interface			
OC[7:0]#/ GPIO[14,10,9,43:40,59] <sup>1</sup>	Suspend	External Pull-ups	Driven	Driven	Driver
USBRBIAS#	Suspend	External Pull-down	Driven	Driven	Driver
	Po	ower Management			
MEPWROK	Suspend	External Circuit	High	Driven	Driver
LAN_RST#	Suspend	External Circuit	High	Static	Statio
PWRBTN#	Suspend	Internal Pull-up	Driven	Driven	Driver
PWROK	RTC	System Power Supply	Driven	Driven	Driver
RI#	Suspend	Serial Port Buffer	Driven	Driven	Driver
RSMRST#	RTC	External RC Circuit	High	High	High
SYS_RESET#	Core	External Circuit	Driven	Off	Off
SYS_PWROK	Suspend	External Circuit	High	Driven	Driver
THRMTRIP#	CPU	External Thermal Sensor	Driven	Off	Off
WAKE#	Suspend	External Pull-up	Driven	Driven	Drive
	Pr	ocessor Interface			
A20GATE	Core	External Micro controller	Static	Off	Off
RCIN#	Core	External Micro controller	High	Off	Off
	System	Management Interface			
SMBALERT# / GPIO11	Suspend	External Pull-up	Driven	Driven	Drive
INTRUDER#	RTC	External Switch	Driven	High	High
		JTAG Interface		1	
JTAG_TDI	Suspend	Internal Pull-up <sup>4</sup>	High	High	High
JTAG_TMS	Suspend	Internal Pull-up <sup>4</sup>	High	High	High
JTAG_TCK	Suspend	Internal Pull-down <sup>5</sup>	Low	Low	Low
TRST#	Suspend	Internal Pull-up <sup>4</sup>	High	High	High
	Mis	cellaneous Signals			1
INTVRMEN <sup>2</sup>	RTC	External Pull-up	High	High	High
RTCRST#	RTC	External RC Circuit	High	High	High
SRTCRST#	RTC	External RC Circuit	High	High	High
	Digit	tal Display Interface		1	1
DDP[B:C:D]_HPD	Core	External Pull-down	Driven	Off	Off
SDVO_INTP, SDVO_INTN	Core	SDVO controller device	Driven	Off	Off
SDVO_TVCLKINP, SDVO_TVCLKINN	Core	SDVO controller device	Driven	Off	Off



Table 3-4. Power Plane for Input Signals for Desktop Configurations (Sheet 3 of 3)

Signal Name	Power Well	<b>Driver During Reset</b>	S0/S1	<b>S</b> 3	\$4/\$5
SDVO_STALLP, SDVO_STALLN	Core	SDVO controller device	Driven	Off	Off
	Intel <sup>®</sup> FI	exible Display Interface			
FDI_RXP[7:0], FDI_RXN[7:0]	Core	Processor	Driven	Off	Off
		Clock Interface			
CLKIN_DMI_P, CLKIN_DMI_N	Core	Clock Generator	Running	Running	Off
CLKIN_SATA_N/CKSSCD_N, CLKIN_SATA_P/CKSSCD_P	Core	Clock Generator	Running	Running	Off
CLKIN_BCLK_P, CLKIN_BCLK_N	Core	Clock Generator	Running	Running	Off
CLKIN_DOT_96P, CLKIN_DOT_96N	Core	Clock Generator	Running	Running	Off
CLKIN_PCILOOPBACK	Core	Clock Generator	Running	Running	Off
PCIECLKRQ[7:3]#/ GPIO[46:44,26:25] <sup>1</sup> ,PCIECL KRQ0#/GPIO73 <sup>1</sup>	Suspend	External Pull-up	Driven	Driven	Driven
PCIECLKRQ[2:1]#/ GPIO[20:18] <sup>1</sup>	Core	External Pull-up	Driven	Driven	Off
PEG_A_CLKRQ#/GPIO47 <sup>1</sup> , PEG_B_CLKRQ#/GPIO56 <sup>1</sup>	Suspend	External Pull-up	Driven	Driven	Driven
REFCLK14IN	Core	Clock Generator	Running	Running	Off
XTAL25_IN	Core	Clock Generator	High-Z	High-Z	High-Z
	Intel <sup>®</sup> High	Definition Audio Interfac	e		
HDA_SDIN[3:0]	Suspend	Internal Pull-down	Low	Low	Low
		SPI Interface			
SPI_MISO	ME33IO	External Pull-up	Driven	Driven	Driven
	Intel <sup>®</sup> Q	uiet System Technology			
TACH[3:0]/GPIO[7,6,1,17] <sup>1</sup>	Core	External Pull-up	Driven	Off	Off

#### NOTES:

- 1. These signals can be configured as outputs in GPIO mode.
- 2. This signal is sampled as a functional strap during Reset. See Functional straps definition table for usage.
- 3. State of the pins depend on the source of VccME3\_3 power.
- 4. Internal pull-ups are implemented.
- 5. Internal pull-down is implemented.



Table 3-5. Power Plane for Input Signals for Mobile Configurations (Sheet 1 of 3)

	1 10110 101 11	iput Signais for Mobile	oomig <b>a</b> ra	tions (on	010	
Signal Name	Power Well	Driver During Reset	C-x states	S0/S1	<b>S</b> 3	S4/S5
		DMI				
DMI_CLKP, DMI_CLKN	Core	Clock Generator	Running	Running	Off	Off
DMI[3:0]RXP, DMI[3:0]RXN	Core	Processor	Driven	Driven	Off	Off
	•	PCI Express*				•
PER[6:1]p, PER[6:1]n	Core	PCI Express* Device	Driven	Driven	Off	Off
		PCI Bus				1
REQ0#, REQ1# / GPIO50 <sup>1</sup> REQ2# / GPIO52 <sup>1</sup> REQ3# / GPIO54 <sup>1</sup>	Core	External Pull-up	Driven	Driven	Off	Off
PME#	Suspend	Internal Pull-up	Driven	Driven	Driven	Driven
SERR#	Core	PCI Bus Peripherals	Driven	High	Off	Off
		LPC Interface				
LDRQ0#	Core	Internal Pull-up	Driven	High	Off	Off
LDRQ1# / GPIO23 <sup>1</sup>	Core	Internal Pull-up	Driven	High	Off	Off
		SATA Interface				1
SATA[5:0]RXP, SATA[5:0]RXN	Core	SATA Drive	Driven	Driven	Off	Off
SATAICOMPI	Core	High-Z	High-Z	Defined	Off	Off
SATA[5:4]GP/ GPIO[49,16] <sup>1</sup>	Core	External Device or External Pull-up/Pull-down	Driven	Driven	Off	Off
SATA[3:0]GP / GPIO[37, 36, 19, 21] <sup>1</sup>	Core	External Device or External Pull-up/Pull-down	Driven	Driven	Off	Off
		USB Interface				
OC[7:0]#/ GPIO[14,10,9,43:40, 59]	Suspend	External Pull-ups	Driven	Driven	Driven	Driven
USBRBIAS#	Suspend	External Pull-down	Driven	Driven	Driven	Driven
		Power Management	t			ı
ACPRESENT (Mobile Only) /GPIO31 <sup>1</sup>	Suspend	External Microcontroller	Driven	Driven	Driven	Driven
BATLOW# (Mobile Only) /GPIO72 <sup>1</sup>	Suspend	External Pull-up	High	High	Driven	Driven
MEPWROK	Suspend	External Circuit	Driven	Driven	Driven	Driven
LAN_RST#	Suspend	External Circuit	High	High	High	High
PWRBTN#	Suspend	Internal Pull-up	Driven	Driven	Driven	Driven
PWROK	RTC	System Power Supply	Driven	Driven	Off	Off
RI#	Suspend	Serial Port Buffer	Driven	Driven	Driven	Driven



Table 3-5. Power Plane for Input Signals for Mobile Configurations (Sheet 2 of 3)

			3			
Signal Name	Power Well	Driver During Reset	C-x states	S0/S1	<b>S</b> 3	\$4/\$5
RSMRST#	RTC	External RC Circuit	High	High	High	High
SYS_RESET#	Core	External Circuit	Driven	Driven	Off	Off
THRMTRIP#	CPU	Thermal Sensor	Driven	Driven	Off	Off
WAKE#	Suspend	External Pull-up	Driven	Driven	Driven	Driven
		Processor Interface	9			
A20GATE Core		External Microcontroller	Static	Static	Off	Off
RCIN#	Core	External Microcontroller	High	High	Off	Off
		System Management Int	erface			
SMBALERT# / GPIO11	Suspend	External Pull-up	Driven	Driven	Driven	Driven
INTRUDER#	RTC	External Switch	Driven	Driven	High	High
		JTAG Interface				
JTAG_TDI	Suspend	Internal Pull-up <sup>4</sup>	High	High	High	High
JTAG_TMS	Suspend	Internal Pull-up <sup>4</sup>	High	High	High	High
JTAG_TCK	Suspend	Internal Pull-down <sup>5</sup>	Low	Low	Low	Low
TRST#	Suspend	Internal Pull-up <sup>4</sup>	High	High	High	High
		Miscellaneous Signa	ls			1
INTVRMEN <sup>2</sup>	RTC	External Pull-up	High	High	High	High
RTCRST#	RTC	External RC Circuit	High	High	High	High
SRTCRST#	RTC	External RC Circuit	High	High	High	High
	Int	el <sup>®</sup> High Definition Audio	Interface			
HDA_SDIN[3:0]	Suspend	Intel <sup>®</sup> High Definition Audio Codec	Driven	Low	Low	Low
		SPI Interface				
SPI_MISO	ME33IO	Internal Pull-up	Driven	Driven	Driven	Driven
	•	Clock Interface	•			
CLKIN_DMI_P, CLKIN_DMI_N	Core	Clock Generator	Running	Running	Off	Off
CLKIN_SATA_N/ CKSSCD_N, CLKIN_SATA_P/ CKSSCD_P	Core	Clock Generator	Running	Running	Off	Off
CLKIN_BCLK_P, CLKIN_BCLK_N	Core	Clock Generator	Running	Running	Off	Off
CLKIN_DOT_96P, CLKIN_DOT_96N	Core	Clock Generator	Running	Running	Off	Off
CLKIN_PCILOOPBACK	Core	Clock Generator	Running	Running	Off	Off
PCIECLKRQ[7:3]#/ GPIO[46:44,26:25] <sup>1</sup> , PCIECLKRQ0#/ GPIO73 <sup>1</sup>	Suspend	External Pull-up	Driven	Driven	Driven	Driven



**Table 3-5.** Power Plane for Input Signals for Mobile Configurations (Sheet 3 of 3)

Signal Name	Power Well	Driver During Reset	C-x states	S0/S1	<b>S</b> 3	\$4/\$5
PCIECLKRQ[2:1]#/ GPIO[20:18] <sup>1</sup>	Core	External Pull-up	Driven	Driven	Off	Off
PEG_A_CLKRQ#/ GPIO47 <sup>1</sup> , PEG_B_CLKRQ#/ GPIO56 <sup>1</sup>	Suspend	External Pull-up	Driven	Driven	Driven	Driven
XTAL25_IN	Core	Clock Generator	High-Z	High-Z	Off	Off
REFCLK14IN	Core	Clock Generator	High-Z	High-Z	Off	Off
CLKIN_PCILOOPBACK	Core	Clock Generator	High-Z	High-Z	Off	Off
Intel <sup>®</sup> Flexible Display Interface						
FDI_RXP[7:0], FDI_RXN[7:0]	Core	Processor	Driven	Driven	Off	Off
Digital Display Interface						
DDP[B:C:D]_HPD	Core	External Pull-down	Driven	Driven	Off	Off
SDVO_INTP, SDVO_INTN	Core	SDVO controller device	Driven	Driven	Off	Off
SDVO_TVCLKINP, SDVO_TVCLKINN	Core	SDVO controller device	Driven	Driven	Off	Off
SDVO_STALLP, SDVO_STALLN	Core	SDVO controller device	Driven	Driven	Off	Off

- These signals can be configured as outputs in GPIO mode.
- 2. This signal is sampled as a functional strap during Reset. See Functional straps definition table for usage.
- State of the pins depend on the source of VccME3\_3 power. Internal pull-ups are implemented . 3.
- 4.
- 5. Internal pull-down is implemented only.

§ §





## 4 System Clocks

Table 4-1 shows the system clock input to the PCH. Table 4-2 shows system clock domains generated by the PCH in buffered mode. Figure 4-1 shows the assumed connection of the Main Clock Generator to the PCH in buffer mode to the various system components. For complete details of the system clocking solution, see the system's clock generator component specification, Clock Signals section and the PCH Clocks.

#### Table 4-1. PCH System Clock Inputs

Clock Domain	Frequency	Usage
CLKIN_SATA_P / CKSSCD_P, CLKIN_SATA_N / CKSSCD_N	100 MHz	100 MHz differential reference clock from a clock chip for use only as a 100 MHz source for SATA clock.
CLKIN_DMI_P, CLKIN_DMI_N	100 MHz	100 MHz differential reference clock from a clock chip used for DMI.  NOTE: This input clock is required to be PCIe 2.0 jitter spec compliant from a clock chip, for PCIe 2.0 discrete Graphics platforms.
CLKIN_PCILOO PBACK	33 MHz	33 MHz clock feedback input to reduce skew between PCH PCI clock and clock observed by connected PCI devices. This signal must be connected to one of the pins in the group CLKOUT_PCI[4:0]
REFCLK14IN	14.31818 MHz	Single-ended 14.31818 MHz reference clock driven by a clock chip. Used for ACPI timer and Multimedia Timers. Expected to be shut off during S3.
CLKIN_DOT96P, CLKIN_DOT96N	96 MHz	96 MHz differential reference clock from a clock chip. Used to generate the 48-MHz USB/SIO clocks and 24 MHz HDA bit clock.
CLKIN_BCLK_P, CLKIN_BCLK_N	133 MHZ	33 MHz differential reference clock from a clock chip in Buffer-Through Mode. Unused when Integrated Clock Generation is enabled.




Table 4-2. PCH System Clock Outputs

Clock Domain	Frequency	Usage
CLKOUT_PCI[4:0]	33 MHz	Single Ended 33.3MHz outputs to PCI connectors/ devices. One of these signals must be connected to CLKIN_PCILOOPBACK to function as a PCI clock loopback. This allows skew control for variable lengths of CLKOUT_PCI[4:0]. PCI Bus, LPC I/F. These only go to external PCI and LPC devices.
CLKOUT_PCIE[7:0]P, CLKOUT_PCIE[7:0]N	100 MHz	100 MHz PCIe* Gen1.1 specification differential output to PCI Express* devices
CLKOUT_PEG_A_P, CLKOUT_PEG_A_N, CLKOUT_PEG_B_P, CLKOUT_PEG_B_N,	100 MHz	100 MHz PCIe* Gen2 specification differential output to PCI Express* Graphics devices
CLKOUTFLEXO / GPIO64, CLKOUTFLEX1 / GPIO65, CLKOUTFLEX2 / GPIO66	33 MHz or 14.31818 MHz	33 MHz or 14.31818 MHz output
CLKOUTFLEX3 / GPI 067	48 MHz, 33 MHz, or 14.31818 MHz	48 MHz, 33 MHz, 14.31818 MHz output
SPI_CLK	17.86 MHz/ 31.25 MHz	Drive SPI devices connected to the PCH. Generated by the PCH.
CLKOUT_BCLKO_P / CLKOUT_PCIE8_P, CLKOUT_BCLKO_N / CLKOUT_PCIE8_N	133 MHz Or 100 MHz	133 MHz Differential output to Processor or 100 MHz PCIe* Gen 1.1 specification differential output to PCI Express* devices
CLKOUT_DP_P / CLKOUT_BCLK1_P, CLKOUT_DP_N / CLKOUT_BCLK1_N	120 MHz or 133 MHz	120 MHz Differential output for DisplayPort reference or 133 MHz Differential output to Processor



Figure 4-1. PCH High-Level Clock Diagram



§ §





## 5 Functional Description

This chapter describes the functions and interfaces of the  $\rm Intel^{\it ®}$  5 Series Chipset and  $\rm Intel^{\it ®}$  3400 Series Chipset.

## 5.1 DMI-to-PCI Bridge (D30:F0)

The DMI-to-PCI bridge resides in PCI Device 30, Function 0 on bus 0. This portion of the PCH implements the buffering and control logic between PCI and Direct Media Interface (DMI). The arbitration for the PCI bus is handled by this PCI device. The PCI decoder in this device must decode the ranges for the DMI. All register contents are lost when core well power is removed.

Direct Media Interface (DMI) is the chip-to-chip connection between the Processor and the PCH. This high-speed interface integrates advanced priority-based servicing allowing for concurrent traffic and true isochronous transfer capabilities. Base functionality is completely software transparent permitting current and legacy software to operate normally.

To provide for true isochronous transfers and configurable Quality of Service (QoS) transactions, the PCH supports two virtual channels on DMI—VCO and VC1. These two channels provide a fixed arbitration scheme where VC1 is always the highest priority. VCO is the default conduit of traffic for DMI and is always enabled. VC1 must be specifically enabled and configured at both ends of the DMI link (that is, the PCH and processor).

Configuration registers for DMI, virtual channel support, and DMI active state power management (ASPM) are in the RCRB space in the Chipset Config Registers (Chapter 10.1.1).

DMI is also capable of operating in an Enterprise Southbridge Interface (ESI) compatible mode. ESI is a chip-to-chip connection for server chipsets. In this ESI-compatible mode, the DMI signals require AC coupling. A hardware strap is used to configure DMI in ESI-compatible mode see Section 2.28 for details.

#### 5.1.1 PCI Bus Interface

The PCH PCI interface supports *PCI Local Bus Specification*, Revision 2.3, at 33 MHz. The PCH integrates a PCI arbiter that supports up to four external PCI bus masters in addition to the internal PCH requests.

## 5.1.2 PCI Bridge As an Initiator

The bridge initiates cycles on the PCI bus when granted by the PCI arbiter. The bridge generates the following cycle types:

#### Table 5-1. PCI Bridge Initiator Cycle Types

Command	C/BE#	Notes
I/O Read/Write	2h/3h	Non-posted
Memory Read/Write	6h/7h	Writes are posted
Configuration Read/Write	Ah/Bh	Non-posted
Special Cycles	1h	Posted



#### 5.1.2.1 Memory Reads and Writes

The bridge bursts memory writes on PCI that are received as a single packet from DMI.

#### 5.1.2.2 I/O Reads and Writes

The bridge generates single DW I/O read and write cycles. When the cycle completes on the PCI bus, the bridge generates a corresponding completion on DMI. If the cycle is retried, the cycle is kept in the down bound queue and may be passed by a postable cycle.

#### 5.1.2.3 Configuration Reads and Writes

The bridge generates single DW configuration read and write cycles. When the cycle completes on the PCI bus, the bridge generates a corresponding completion. If the cycle is retried, the cycle is kept in the down bound queue and may be passed by a postable cycle.

#### 5.1.2.4 Locked Cycles

The bridge propagates locks from DMI per the *PCI Local Bus Specification*. The PCI bridge implements bus lock, which means the arbiter will not grant to any agent except DMI while locked.

If a locked read results in a target or master abort, the lock is not established (as per the *PCI Local Bus Specification*). Agents north of the PCH must not forward a subsequent locked read to the bridge if they see the first one finish with a failed completion.

#### 5.1.2.5 Target / Master Aborts

When a cycle initiated by the bridge is master/target aborted, the bridge will not reattempt the same cycle. For multiple DW cycles, the bridge increments the address and attempts the next DW of the transaction. For all non-postable cycles, a target abort response packet is returned for each DW that was master or target aborted on PCI. The bridge drops posted writes that abort.

#### 5.1.2.6 Secondary Master Latency Timer

The bridge implements a Master Latency Timer using the SMLT register which, upon expiration, causes the de-assertion of FRAME# at the next legal clock edge when there is another active request to use the PCI bus.

#### 5.1.2.7 Dual Address Cycle (DAC)

The bridge will issue full 64-bit dual address cycles for device memory-mapped registers above 4 GB.



#### 5.1.2.8 Memory and I/O Decode to PCI

The PCI bridge in the PCH is a **subtractive decode agent**, which follows the following rules when forwarding a cycle from DMI to the PCI interface:

- The PCI bridge will positively decode any memory/IO address within its window registers, assuming PCICMD.MSE (D30:F0:Offset 04h:bit 1) is set for memory windows and PCICMD.IOSE (D30:F0:Offset 04h:bit 0) is set for I/O windows.
- The PCI bridge will **subtractively** decode any 64-bit memory address not claimed by another agent, assuming PCICMD.MSE (D30:F0:Offset 04h:bit 1) is set.
- The PCI bridge will subtractively decode any 16-bit I/O address not claimed by another agent assuming PCICMD.IOSE (D30:F0:Offset 04h:bit 0) is set.
- If BCTRL.IE (D30:F0:Offset 3Eh:bit 2) is set, the PCI bridge will **not positively** forward from primary to secondary called out ranges in the I/O window per *PCI Local Bus Specification* (I/O transactions addressing the last 768 bytes in each, 1 KB block: offsets 100h to 3FFh). The PCI bridge will still take them subtractively assuming the above rules.
- If BCTRL.VGAE (D30:F0:Offset 3Eh:bit 3) is set, the PCI bridge will **positively** forward from primary to secondary I/O and memory ranges as called out in the *PCI Bridge Specification*, assuming the above rules are met.

## 5.1.3 Parity Error Detection and Generation

PCI parity errors can be detected and reported. The following behavioral rules apply:

- When a parity error is detected on PCI, the bridge sets the SECSTS.DPE (D30:F0:Offset 1Eh:bit 15).
- If the bridge is a master and BCTRL.PERE (D30:F0:Offset 3Eh:bit 0) is set and one
  of the parity errors defined below is detected on PCI, then the bridge will set
  SECSTS.DPD (D30:F0:Offset 1Eh:bit 8) and will also generate an internal SERR#.
  - During a write cycle, the PERR# signal is active, or
  - A data parity error is detected while performing a read cycle
- If an address or command parity error is detected on PCI and PCICMD.SEE (D30:F0:Offset 04h:bit 8), BCTRL.PERE, and BCTRL.SEE (D30:F0:Offset 3Eh:bit 1) are all set, the bridge will set PSTS.SSE (D30:F0:Offset 06h:bit 14) and generate an internal SERR#.
- If the PSTS.SSE is set because of an address parity error and the PCICMD.SEE is set, the bridge will generate an internal SERR#
- When bad parity is detected from DMI, bad parity will be driven on all data from the bridge.
- When an address parity error is detected on PCI, the PCI bridge will never claim the
  cycle. This is a slight deviation from the PCI bridge spec, which says that a cycle
  should be claimed if BCTRL.PERE is not set. However, DMI does not have a concept
  of address parity error, so claiming the cycle could result in the rest of the system
  seeing a bad transaction as a good transaction.



#### 5.1.4 PCIRST#

The PCIRST# pin is generated under two conditions:

- PLTRST# ative
- BCTRL.SBR (D30:F0:Offset 3Eh:bit 6) set to 1

The PCIRST# pin is in the suspend well. PCIRST# should be tied to PCI bus agents, but not other agents in the system.

## 5.1.5 Peer Cycles

The PCI bridge may be the initiator of peer cycles. Peer cycles include memory, I/O, and configuration cycle types. Peer cycles are only allowed through VCO, and are enabled with the following bits:

- BPC.PDE (D30:F0:Offset 4Ch:bit 2) Memory and I/O cycles
- BPC.CDE (D30:F0:Offset 4Ch:bit 1) Configuration cycles

When enabled for peer for one of the above cycle types, the PCI bridge will perform a peer decode to see if a peer agent can receive the cycle. When not enabled, memory cycles (posted and/or non-posted) are sent to DMI, and I/O and/or configuration cycles are not claimed.

Configuration cycles have special considerations. Under the *PCI Local Bus Specification*, these cycles are not allowed to be forwarded upstream through a bridge. However, to enable things such as manageability, BPC.CDE can be set. When set, type 1 cycles are allowed into the part. The address format of the type 1 cycle is slightly different from a standard PCI configuration cycle to allow addressing of extended PCI space. The format is shown in Table 5-2.

#### Table 5-2. Type 1 Address Format

Bits	Definition
31:27	Reserved (same as the PCI Local Bus Specification)
26:24	Extended Configuration Address – allows addressing of up to 4K. These bits are combined with bits 7:2 to get the full register.
23:16	Bus Number (same as the PCI Local Bus Specification)
15:11	Device Number (same as the PCI Local Bus Specification)
10:8	Function Number (same as the PCI Local Bus Specification)
7:2	Register (same as the PCI Local Bus Specification)
1	0
0	Must be 1 to indicate a type 1 cycle. Type 0 cycles are not decoded.

**Note:** The PCH USB controllers cannot perform peer-to-peer traffic.



## 5.1.6 PCI-to-PCI Bridge Model

From a software perspective, the PCH contains a PCI-to-PCI bridge. This bridge connects DMI to the PCI bus. By using the PCI-to-PCI bridge software model, the PCH can have its decode ranges programmed by existing plug-and-play software such that PCI ranges do not conflict with graphics aperture ranges in the Host controller.

## 5.1.7 IDSEL to Device Number Mapping

When addressing devices on the external PCI bus (with the PCI slots), the PCH asserts one address signal as an IDSEL. When accessing device 0, the PCH asserts AD16. When accessing Device 1, the PCH asserts AD17. This mapping continues all the way up to device 15 where the PCH asserts AD31. Note that the PCH internal functions (Intel<sup>®</sup> High Definition Audio, USB, SATA and PCI Bridge) are enumerated like they are off of a separate PCI bus (DMI) from the external PCI bus.

## 5.1.8 Standard PCI Bus Configuration Mechanism

The PCI Bus defines a slot based "configuration space" that allows each device to contain up to eight functions with each function containing up to 256, 8-bit configuration registers. The PCI Local Bus Specification, Revision 2.3 defines two bus cycles to access the PCI configuration space: Configuration Read and Configuration Write. Memory and I/O spaces are supported directly by the processor. Configuration space is supported by a mapping mechanism implemented within the PCH. The PCI Local Bus Specification, Revision 2.3 defines two mechanisms to access configuration space, Mechanism 1 and Mechanism 2. The PCH only supports Mechanism 1.

**Warning:** Configuration writes to internal devices, when the devices are disabled, are illegal and may cause undefined results.

# 5.2 PCI Express\* Root Ports (D28:F0,F1,F2,F3,F4,F5, F6, F7)

There are eight root ports available in the PCH. The root ports are compliant to the PCI Express 2.0 specification running at 2.5 GT/s. The ports all reside in device 28, and take function 0 – 7. Port 1 is function 0, port 2 is function 1, port 3 is function 2, port 4 is function 3, port 5 is function 4, port 6 is function 5, port 7 is function 6, and port 8 is function 7.

PCI Express Root Ports 1-4 and Ports 5-8 can independently be configured as four x1s, two x2s, one x2 and 2 x1s, or one x4 port widths. The port configuration is set by soft straps in the Flash Descriptor.

**Note:** PCI Express port 7 and 8 are not available for the H55, HM55, and Intel 3400 chipsets. PCIe\* ports are numbered from 1–8.



## 5.2.1 Interrupt Generation

The root port generates interrupts on behalf of Hot-Plug and power management events, when enabled. These interrupts can either be pin based, or can be MSIs, when enabled.

When an interrupt is generated using the legacy pin, the pin is internally routed to the PCH interrupt controllers. The pin that is driven is based upon the setting of the chipset configuration registers. Specifically, the chipset configuration registers used are the D28IP (Base address + 310Ch) and D28IR (Base address + 3146h) registers.

Table 5-3 summarizes interrupt behavior for MSI and wire-modes. In the table "bits" refers to the Hot-Plug and PME interrupt bits.

#### Table 5-3. MSI versus PCI IRQ Actions

Interrupt Register	Wire-Mode Action	MSI Action
All bits 0	Wire inactive	No action
One or more bits set to 1	Wire active	Send message
One or more bits set to 1, new bit gets set to 1	Wire active	Send message
One or more bits set to 1, software clears some (but not all) bits	Wire active	Send message
One or more bits set to 1, software clears all bits	Wire inactive	No action
Software clears one or more bits, and one or more bits are set on the same clock	Wire active	Send message

## 5.2.2 Power Management

#### 5.2.2.1 S3/S4/S5 Support

Software initiates the transition to S3/S4/S5 by performing an IO write to the Power Management Control register in the PCH. After the IO write completion has been returned to the processor, each root port will send a PME\_Turn\_Off TLP (Transaction Layer Packet) message on its downstream link. The device attached to the link will eventually respond with a PME\_TO\_Ack TLP message followed by sending a PM\_Enter\_L23 DLLP (Data Link Layer Packet) request to enter the L2/L3 Ready state. When all of the PCH root ports links are in the L2/L3 Ready state, the PCH power management control logic will proceed with the entry into S3/S4/S5.

Prior to entering S3, software is required to put each device into  $D3_{HOT}$ . When a device is put into  $D3_{HOT}$ , it will initiate entry into a L1 link state by sending a PM\_Enter\_L1 DLLP. Thus under normal operating conditions when the root ports sends the PME\_Turn\_Off message the link will be in state L1. However, when the root port is instructed to send the PME\_Turn\_Off message, it will send it whether or not the link was in L1. Endpoints attached to PCH can make no assumptions about the state of the link prior to receiving a PME\_Turn\_Off message.



#### 5.2.2.2 Resuming from Suspended State

The root port contains enough circuitry in the suspend well to detect a wake event through the WAKE# signal and to wake the system. When WAKE# is detected asserted, an internal signal is sent to the power management controller of the PCH to cause the system to wake up. This internal message is not logged in any register, nor is an interrupt/GPE generated due to it.

#### 5.2.2.3 Device Initiated PM\_PME Message

When the system has returned to a working state from a previous low power state, a device requesting service will send a PM\_PME message continuously, until acknowledge by the root port. The root port will take different actions depending upon whether this is the first PM\_PME has been received, or whether a previous message has been received but not yet serviced by the operating system.

If this is the first message received (RSTS.PS - D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 60h:bit 16 is cleared), the root port will set RSTS.PS, and log the PME Requester ID into RSTS.RID (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 60h:bits 15:0). If an interrupt is enabled using RCTL.PIE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 5Ch:bit 3), an interrupt will be generated. This interrupt can be either a pin or an MSI if MSI is enabled using MC.MSIE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 82h:bit 0). See Section 5.2.2.4 for SMI/SCI generation.

If this is a subsequent message received (RSTS.PS is already set), the root port will set RSTS.PP (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 60h:bit 17) and log the PME Requester ID from the message in a hidden register. No other action will be taken.

When the first PME event is cleared by software clearing RSTS.PS, the root port will set RSTS.PS, clear RSTS.PP, and move the requester ID from the hidden register into RSTS.RID.

If RCTL.PIE is set, an interrupt will be generated. If RCTL.PIE is not set, a message will be sent to the power management controller so that a GPE can be set. If messages have been logged (RSTS.PS is set), and RCTL.PIE is later written from a 0 to a 1, and interrupt will be generated. This last condition handles the case where the message was received prior to the operating system re-enabling interrupts after resuming from a low power state.

#### 5.2.2.4 SMI/SCI Generation

Interrupts for power management events are not supported on legacy operating systems. To support power management on non-PCI Express aware operating systems, PM events can be routed to generate SCI. To generate SCI, MPC.PMCE must be set. When set, a power management event will cause SMSCS.PMCS (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:bit 31) to be set.


Additionally, BIOS workarounds for power management can be supported by setting MPC.PMME (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset D8h:bit 0). When this bit is set, power management events will set SMSCS.PMMS (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:bit 0), and SMI # will be generated. This bit will be set regardless of whether interrupts or SCI is enabled. The SMI# may occur concurrently with an interrupt or SCI.



#### 5.2.3 SERR# Generation

SERR# may be generated using two paths – through PCI mechanisms involving bits in the PCI header, or through PCI Express\* mechanisms involving bits in the PCI Express capability structure.

Figure 5-1. Generation of SERR# to Platform



## 5.2.4 Hot-Plug

Each root port implements a Hot-Plug controller which performs the following:

- Messages to turn on / off / blink LEDs
- · Presence and attention button detection
- Interrupt generation

The root port only allows Hot-Plug with modules (such as, ExpressCard\*). Edge-connector based Hot-Plug is not supported.

#### 5.2.4.1 Presence Detection

When a module is plugged in and power is supplied, the physical layer will detect the presence of the device, and the root port sets SLSTS.PDS (D28:F0/F1/F2/F3/F4/F5:Offset 5Ah:bit 6) and SLSTS.PDC (D28:F0/F1/F2/F3:Offset 6h:bit 3). If SLCTL.PDE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:bit 3) and SLCTL.HPE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:bit 5) are both set, the root port will also generate an interrupt.

When a module is removed (using the physical layer detection), the root port clears SLSTS.PDS and sets SLSTS.PDC. If SLCTL.PDE and SLCTL.HPE are both set, the root port will also generate an interrupt.



#### 5.2.4.2 Message Generation

When system software writes to SLCTL.AIC (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:bits 7:6) or SLCTL.PIC (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:bits 9:8), the root port will send a message down the link to change the state of LEDs on the module.

Writes to these fields are non-postable cycles, and the resulting message is a postable cycle. When receiving one of these writes, the root port performs the following:

- Changes the state in the register.
- Generates a completion into the upstream gueue
- Formulates a message for the downstream port if the field is written to regardless of if the field changed.
- · Generates the message on the downstream port
- When the last message of a command is transmitted, sets SLSTS.CCE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:bit 4) to indicate the command has completed. If SLCTL.CCE and SLCTL.HPE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:bit 5) are set, the root port generates an interrupt.

The command completed register (SLSTS.CC) applies only to commands issued by software to control the Attention Indicator (SLCTL.AIC), Power Indicator (SLCTL.PIC), or Power Controller (SLCTL.PCC). However, writes to other parts of the Slot Control Register would invariably end up writing to the indicators, power controller fields; Hence, any write to the Slot Control Register is considered a command and if enabled, will result in a command complete interrupt. The only exception to this rule is a write to disable the command complete interrupt which will not result in a command complete interrupt.

A single write to the Slot Control register is considered to be a single command, and hence receives a single command complete, even if the write affects more than one field in the Slot Control Register.

#### 5.2.4.3 Attention Button Detection

When an attached device is ejected, an attention button could be pressed by the user. This attention button press will result in a the PCI Express message "Attention\_Button\_Pressed" from the device. Upon receiving this message, the root port will set SLSTS.ABP (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 5Ah:bit 0).

If SLCTL.ABE (D28:F0/F1/F2/F3/F4/F5:Offset 58h:bit 0) and SLCTL.HPE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:bit 5) are set, the Hot-Plug controller will also generate an interrupt. The interrupt is generated on an edge-event. For example, if SLSTS.ABP is already set, a new interrupt will not be generated.



#### 5.2.4.4 SMI/SCI Generation

Interrupts for Hot-Plug events are not supported on legacy operating systems. To support Hot-Plug on non-PCI Express aware operating systems, Hot-Plug events can be routed to generate SCI. To generate SCI, MPC.HPCE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset D8h:bit 30) must be set. When set, enabled Hot-Plug events will cause SMSCS.HPCS (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:bit 30) to be set.

Additionally, BIOS workarounds for Hot-Plug can be supported by setting MPC.HPME (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset D8h:bit 1). When this bit is set, Hot-Plug events can cause SMI status bits in SMSCS to be set. Supported Hot-Plug events and their corresponding SMSCS bit are:

- Command Completed SCSCS.HPCCM (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:bit 3)
- Presence Detect Changed SMSCS.HPPDM (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:bit 1)
- Attention Button Pressed SMSCS.HPABM (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:bit 2)
- Link Active State Changed SMSCS.HPLAS (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:bit 4)

When any of these bits are set, SMI# will be generated. These bits are set regardless of whether interrupts or SCI are enabled for Hot-Plug events. The SMI# may occur concurrently with an interrupt or SCI.

## 5.3 Gigabit Ethernet Controller (B0:D25:F0)

The PCH chipset integrates a Gigabit Ethernet (GbE) controller. The integrated GbE controller is compatible with the Intel $^{\circledR}$  82577/82578 Platform LAN Connect device. The integrated GbE controller provides two interfaces for 10/100/1000 Mb/s and manageability operation:

- Based on PCI Express\*—A high-speed SerDes interface using PCI Express electrical signaling at half speed while keeping the custom logical protocol for active state operation mode.
- System Management Bus (SMBus)—A very low speed connection for low power state mode for manageability communication only. At this low power state mode the Ethernet link speed is reduced to 10 Mb/s.

The 82577/82578 can be connected to any available PCI Express port in the PCH chipset. The 82577/82578 only runs at a speed of 1250 Mb/s, which is 1/2 of the gen1 2.5 Gb/s PCI Express frequency. Each of the PCI Express root ports in the PCH chipset have the ability to run at the 1250 Mb/s rate. There is no need to implement a mechanism to detect that the 82577/82578 is connected. The port configuration (if any), attached to the 82577/82578, is pre-loaded from the NVM. The selected port adjusts the transmitter to run at the 1250 Mb/s rate and does not need to be PCI Express compliant.

Note:

PCIe validation tools cannot be used for electrical validation of this interface; however, PCIe layout rules apply for on-board routing.

The integrated GbE controller operates at full-duplex at all supported speeds or half-duplex at 10/100 Mb/s. It also adheres to the *IEEE 802.3x Flow Control Specification*.

Note:

GbE operation (1000 Mb/s) is only supported in S0 mode. In Sx modes, SMBus is the only active bus and is used to support manageability/remote wake-up functionality.



The integrated GbE controller provides a system interface using a PCI Express function. A full memory-mapped or I/O-mapped interface is provided to the software, along with DMA mechanisms for high performance data transfer.

The integrated GbE controller features are:

- Network & atures
  - Compliant with the 1 Gb/s Ethernet 802.3 802.3u 802.3ab specifications
  - Multi-speed operation: 10/100/1000 Mb/s
  - Full-duplex operation at 10/100/1000Mb/s: Half-duplex at 10/100 Mb/s
  - Flow control support compliant with the 802.3X specification
  - VLAN support compliant with the 802.3q specification
  - MAC address filters: perfect match unicast filters; multicast hash filtering, broadcast filter and promiscuous mode
  - PCI Express/SMBus interface to GbE PHYs
- Host Interface Features
  - 64-bit address master support for systems using more than 4 GB of physical memory
  - Programmable host memory receive buffers (256 Bytes to 16 KB)
  - Intelligent interrupt generation features to enhance driver performance
  - Descriptor ring management hardware for transmit and receive
  - Software controlled reset (resets everything except the configuration space)
  - Message Signaled Interrupts
- · Performance Features
  - Configurable receive and transmit data FIFO, programmable in 1 KB increments
  - TCP segmentation capability compatible with NT 5.x off loading features
  - Fragmented UDP checksum offload for packet reassembly
  - $-\,$  IPv4 and IPv6 checksum offload support (receive, transmit, and TCP segmentation offload)
  - Split header support to eliminate payload copy from user space to host space
  - Receive Side Scaling (RSS) with two hardware receive queues
  - Supports 9018 bytes of jumbo packets
  - Packet buffer ize
  - LinkSec offload compliant with 802.3ae specification
  - TimeSync offload compliant with 802.1as specification
- Virtualization Technology Features
  - Warm function reset function level reset (FLR)
  - VMDq1
- Power Management Features
  - Magic Packet\* wake-up enable with unique MAC address
  - ACPI register set and power down functionality supporting D0 and D3 states
  - Full wake up support (APM, ACPI)
  - MAC power down at Sx, DMoff with and without WoL



## 5.3.1 GbE PCI Express\* Bus Interface

The GbE controller has a PCI Express interface to the host processor and host memory. The following sections detail the bus transactions.

#### 5.3.1.1 Transaction Layer

The upper layer of the host architecture is the transaction layer. The transaction layer connects to the device core using an implementation specific protocol. Through this core-to-transaction-layer protocol, the application-specific parts of the device interact with the subsystem and transmit and receive requests to or from the remote agent, respectively.

#### 5.3.1.2 Data Alignment

#### 5.3.1.2.1 4 KB Boundary

PCI requests must never specify an address/length combination that causes a memory space access to cross a 4 KB boundary. It is hardware's responsibility to break requests into 4 KB-aligned requests (if needed). This does not pose any requirement on software. However, if software allocates a buffer across a 4 KB boundary, hardware issues multiple requests for the buffer. Software should consider aligning buffers to a 4 KB boundary in cases where it improves performance.

The alignment to the 4 KB boundaries is done in the core. The transaction layer does not do any alignment according to these boundaries.

#### 5.3.1.2.2 64 Bytes

PCI requests are multiples of 64 bytes and aligned to make better use of memory controller resources. Writes, however, can be on any boundary and can cross a 64-byte alignment boundary.

#### 5.3.1.3 Configuration Request Retry Status

The integrated GbE controller might have a delay in initialization due to an NVM read. If the NVM configuration read operation is not completed and the device receives a configuration request, the device responds with a configuration request retry completion status to terminate the request, and thus effectively stalls the configuration request until such time that the sub-system has completed local initialization and is ready to communicate with the host.



## 5.3.2 Error Events and Error Reporting

### 5.3.2.1 Data Parity Error

The PCI host bus does not provide parity protection, but it does forward parity errors from bridges. The integrated GbE controller recognizes parity errors through the internal bus interface and sets the *Parity Error* bit in PCI configuration space. If parity errors are enabled in configuration space, a system error is indicated on the PCI host bus. The offending cycle with a parity error is dropped and not processed by the integrated GbE controller.

#### 5.3.2.2 Completion with Unsuccessful Completion Status

A completion with unsuccessful completion status (any status other than 000) is dropped and not processed by the integrated GbE controller. Furthermore, the request that corresponds to the unsuccessful completion is not retried. When this unsuccessful completion status is received, the *System Error* bit in the PCI configuration space is set. If the system errors are enabled in configuration space, a system error is indicated on the PCI host bus.

#### 5.3.3 Ethernet Interface

The integrated GbE controller provides a complete CSMA/CD function supporting IEEE 802.3 (10 Mb/s), 802.3u (100 Mb/s) implementations. It also supports the IEEE 802.3z and 802.3ab (1000 Mb/s) implementations. The device performs all of the functions required for transmission, reception, and collision handling called out in the standards.

The mode used to communicate between the PCH and the 82577/82578 PHY supports 10/100/1000 Mb/s operation, with both half- and full-duplex operation at 10/100 Mb/s, and full-duplex operation at 1000 Mb/s.

## 5.3.3.1 Intel<sup>®</sup> 5 Series Chipset and Intel<sup>®</sup> 3400 Series Chipset 82577/82578 PHY Interface

The integrated GbE controller and the 82577/82578 PHY communicate through the PCIe and SMBus interfaces. All integrated GbE controller configuration is performed using device control registers mapped into system memory or I/O space. The 82577/82578 is configured using the PCI Express or SMBus interface.

The integrated GbE controller supports various modes as listed in Table 5-4.

#### Table 5-4. LAN Mode Support

Mode	System State	Interface Active	Connections
Normal 10/100/1000 Mb/s	S0	PCI Express or SMBus <sup>1</sup>	82577/82578
Manageability and Remote Wake-up	Sx	SMBus	82577/82578

#### NOTES:

1. GbE operation is not supported in Sx states.



## 5.3.4 PCI Power Management

The integrated GbE controller supports the Advanced Configuration and Power Interface (ACPI) specification as well as Advanced Power Management (APM). This enables the network-related activity (using an internal host wake signal) to wake up the host. For example, from Sx (S3-S5) to S0.

The integrated GbE controller contains power management registers for PCI and supports D0 and D3 states. PCIe transactions are only allowed in the D0 state, except for host accesses to the integrated GbE controller's PCI configuration registers.

#### 5.3.4.1 Wake Up

The integrated GbE controller supports two types of wake-up mechanisms:

- 1. Advanced Power Management (APM) Wake Up
- 2. ACPI Power Management Wake Up

Both mechanisms use an internal logic signal to wake the system up. The wake-up steps are as follows:

- 1. Host wake event occurs (note that packet is not delivered to host).
- 2. The 82577/82578 receives a WoL packet/link status change.
- 3. The 82577/82578 wakes up the integrated GbE controller using an SMBus message.
- 4. The integrated GbE controller sets the PME\_STATUS bit.
- 5. System wakes from Sx state to S0 state.
- 6. The host LAN function is transitioned to D0.
- 7. The host clears the PME\_STATUS bit.

## 5.3.4.1.1 Advanced Power Management Wake Up

Advanced Power Management Wake Up or APM Wake Up was previously known as Wake on LAN (WoL). It is a feature that has existed in the 10/100 Mb/s NICs for several generations. The basic premise is to receive a broadcast or unicast packet with an explicit data pattern and then to assert a signal to wake up the system. In earlier generations, this was accomplished by using a special signal that ran across a cable to a defined connector on the motherboard. The NIC would assert the signal for approximately 50 ms to signal a wake up. The integrated GbE controller uses (if configured to) an in-band PM\_PME message for this.

At power up, the integrated GbE controller reads the *APM Enable* bits from the NVM PCI Init Control Word into the APM Enable (APME) bits of the Wake Up Control (WUC) register. These bits control enabling of APM wake up.

When APM wake up is enabled, the integrated GbE controller checks all incoming packets for Magic Packets\*.

Once the integrated GbE controller receives a matching Magic Packet\*, it:

- Sets the Magic Packet\* Received bit in the Wake Up Status (WUS) register.
- Sets the PME\_Status bit in the Power Management Control/Status Register (PMCSR).

APM wake up is supported in all power states and only disabled if a subsequent NVM read results in the APM Wake Up bit being cleared or the software explicitly writes a 0b to the APM Wake Up (APM) bit of the WUC register.



#### 5.3.4.1.2 ACPI Power Management Wake Up

The integrated GbE controller supports ACPI Power Management based Wake ups. It can generate system wake-up events from three sources:

- Receiving a Magic Packet\*.
- Receiving a Network Wake Up Packet.
- · Detecting a link change of state.

Activating ACPI Power Management Wakeup requires the following steps:

- The software device driver programs the Wake Up Filter Control (WUFC) register to indicate the packets it needs to wake up from and supplies the necessary data to the IPv4 Address Table (IP4AT) and the Flexible Filter Mask Table (FFMT), Flexible Filter Length Table (FFLT), and the Flexible Filter Value Table (FFVT). It can also set the *Link Status Change Wake Up Enable* (LNKC) bit in the Wake Up Filter Control (WUFC) register to cause wake up when the link changes state.
- The operating system (at configuration time) writes a 1b to the *PME\_EN* bit of the Power Management Control/Status Register (PMCSR.8).

Normally, after enabling wake up, the operating system writes a 11b to the lower two bits of the PMCSR to put the integrated GbE controller into low-power mode.

Once wake up is enabled, the integrated GbE controller monitors incoming packets, first filtering them according to its standard address filtering method, then filtering them with all of the enabled wake-up filters. If a packet passes both the standard address filtering and at least one of the enabled wake-up filters, the integrated GbE controller:

- Sets the PME\_Status bit in the PMCSR
- Sets one or more of the Received bits in the Wake Up Status (WUS) register. (More than one bit is set if a packet matches more than one filter.)

If enabled, a link state change wake up causes similar results, setting the *Link Status Changed* (LNKC) bit in the Wake Up Status (WUS) register when the link goes up or down.

After receiving a wake-up packet, the integrated GbE controller ignores any subsequent wake-up packets until the software device driver clears all of the *Received* bits in the Wake Up Status (WUS) register. It also ignores link change events until the software device driver clears the *Link Status Changed* (LNKC) bit in the Wake Up Status (WUS) register.

## 5.3.5 Configurable LEDs

The integrated GbE controller supports three controllable and configurable LEDs that are driven from the 82577/82578. Each of the three LED outputs can be individually configured to select the particular event, state, or activity, which is indicated on that output. In addition, each LED can be individually configured for output polarity as well as for blinking versus non-blinking (steady-state) indication.

The configuration for LED outputs is specified using the LEDCTL register. Furthermore, the hardware-default configuration for all the LED outputs, can be specified using NVM fields, thereby supporting LED displays configurable to a particular OEM preference.

Each of the three LEDs might be configured to use one of a variety of sources for output indication. The MODE bits control the LED source:

- LINK\_100/1000 is asserted when link is established at either 100 or 1000 Mb/s.
- LINK\_10/1000 is asserted when link is established at either 10 or 1000 Mb/s.
- LINK\_UP is asserted when any speed link is established and maintained.
- ACTIVITY is asserted when link is established and packets are being transmitted or received.



- LINK/ACTIVITY is asserted when link is established AND there is NO transmit or receive activity
- LINK\_10 is asserted when a 10 Mb/ps link is established and maintained.
- LINK 100 is asserted when a 100 Mb/s link is established and maintained.
- LINK 1000 is asserted when a 1000 Mb/s link is established and maintained.
- FULL DUPLEX is asserted when the link is configured for full duplex operation.
- COLLISION is asserted when a collision is observed.
- PAUSED is asserted when the device's transmitter is flow controlled.
- LED ON is always asserted; LED OFF is always de-asserted.

The *IVRT* bits enable the LED source to be inverted before being output or observed by the blink-control logic. LED outputs are assumed to normally be connected to the negative side (cathode) of an external LED.

The *BLINK* bits control whether the LED should be blinked while the LED source is asserted, and the blinking frequency (either 200 ms on and 200 ms off or 83 ms on and 83 ms off). The blink control can be especially useful for ensuring that certain events, such as ACTIVITY indication, cause LED transitions, which are sufficiently visible to a human eye. The same blinking rate is shared by all LEDs.

## 5.3.6 Function Level Reset Support (FLR)

The integrated GbE controller supports FLR capability. FLR capability can be used in conjunction with Intel<sup>®</sup> Virtualization Technology. FLR allows an operating system in a Virtual Machine to have complete control over a device, including its initialization, without interfering with the rest of the platform. The device provides a software interface that enables the operating system to reset the entire device as if a PCI reset was asserted.

#### 5.3.6.1 FLR Steps

#### 5.3.6.1.1 FLR Initialization

- 1. FLR is initiated by software by writing a 1b to the *Initiate FLR* bit.
- 2. All subsequent requests targeting the function is not claimed and will be master abort immediate on the bus. This includes any configuration, I/O or memory cycles, however, the function must continue to accept completions targeting the function.

#### 5.3.6.1.2 FLR Operation

Function resets all configuration, I/O and memory registers of the function except those indicated otherwise and resets all internal states of the function to the default or initial condition.

#### 5.3.6.1.3 FLR Completion

The *Initiate FLR* bit is reset (cleared) when the FLR reset completes. This bit can be used to indicate to the software that the FLR reset completed.

**Note:** From the time the *Initiate FLR* bit is written to 1b, software must wait at least 100 ms before accessing the function.



# 5.4 LPC Bridge (with System and Management Functions) (D31:F0)


The LPC bridge function of the PCH resides in PCI Device 31:Function 0. In addition to the LPC bridge function, D31:F0 contains other functional units including DMA, Interrupt controllers, Timers, Power Management, System Management, GPIO, and RTC. In this chapter, registers and functions associated with other functional units (power management, GPIO, USB, etc.) are described in their respective sections.

**Note:** The LPC bridge cannot be configured as a subtractive decode agent.

## 5.4.1 LPC Interface

The PCH implements an LPC interface as described in the *Low Pin Count Interface Specification*, Revision 1.1. The LPC interface to the PCH is shown in Figure 5-2. Note that the PCH implements all of the signals that are shown as optional, but peripherals are not required to do so.

Figure 5-2. LPC Interface Diagram





### 5.4.1.1 LPC Cycle Types

The PCH implements all of the cycle types described in the *Low Pin Count Interface Specification*, Revision 1.1. Table 5-5 shows the cycle types supported by the PCH.

#### Table 5-5. LPC Cycle Types Supported

Cycle Type	Comment
Memory Read	1 byte only. (See Note 1 below)
Memory Write	1 byte only. (See Note 1 below)
I/O Read	1 byte only. The PCH breaks up 16- and 32-bit processor cycles into multiple 8-bit transfers.
I/O Write	1 byte only. The PCH breaks up 16- and 32-bit processor cycles into multiple 8-bit transfers.
DMA Read	Can be 1, or 2 bytes
DMA Write	Can be 1, or 2 bytes
Bus Master Read	Can be 1, 2, or 4 bytes. (See Note 2 below)
Bus Master Write	Can be 1, 2, or 4 bytes. (See Note 2 below)

#### NOTES:

- 1. The PCH provides a single generic memory range (LGMR) for decoding memory cycles and forwarding them as LPC Memory cycles on the LPC bus. The LGMR memory decode range is 64 KB in size and can be defined as being anywhere in the 4 GB memory space. This range needs to be configured by BIOS during POST to provide the necessary memory resources. BIOS should advertise the LPC Generic Memory Range as Reserved to the OS to avoid resource conflict. For larger transfers, the PCH performs multiple 8-bit transfers. If the cycle is not claimed by any peripheral, it is subsequently aborted, and the PCH returns a value of all 1s to the processor. This is done to maintain compatibility with ISA memory cycles where pull-up resistors would keep the bus high if no device responds.
- 2. Bus Master Read or Write cycles must be naturally aligned. For example, a 1-byte transfer can be to any address. However, the 2-byte transfer must be word-aligned (that is, with an address where A0=0). A DWord transfer must be DWord-aligned (that is, with an address where A1 and A0 are both 0).

#### 5.4.1.2 Start Field Definition

#### Table 5-6. Start Field Bit Definitions

Bits[3:0] Encoding	Definition
0000	Start of cycle for a generic target
0010	Grant for bus master 0
0011	Grant for bus master 1
1111	Stop/Abort: End of a cycle for a target.

**NOTE**: All other encodings are RESERVED.



## 5.4.1.3 Cycle Type / Direction (CYCTYPE + DIR)

The PCH always drives bit 0 of this field to 0. Peripherals running bus master cycles must also drive bit 0 to 0. Table 5-7 shows the valid bit encodings.

#### Table 5-7. Cycle Type Bit Definitions

Bits[3:2]	Bit1	Definition
00	0	I/O Read
00	1	I/O Write
01	0	Memory Read
01	1	Memory Read
10	0	DMA Read
10	1	DMA Write
11	х	Reserved. If a peripheral performing a bus master cycle generates this value, the PCH aborts the cycle.

#### 5.4.1.4 Size

Bits[3:2] are reserved. The PCH always drives them to 00. Peripherals running bus master cycles are also supposed to drive 00 for bits 3:2; however, the PCH ignores those bits. Bits[1:0] are encoded as listed in Table 5-8.

#### Table 5-8. Transfer Size Bit Definition

Bits[1:0]	Size
00	8-bit transfer (1 byte)
01	16-bit transfer (2 bytes)
10	Reserved. The PCH never drives this combination. If a peripheral running a bus master cycle drives this combination, the PCH may abort the transfer.
11	32-bit transfer (4 bytes)



#### 5.4.1.5 SYNC

Valid values for the SYNC field are shown in Table 5-9.

#### Table 5-9. SYNC Bit Definition

Bits[3:0]	Indication	
0000	<b>Ready:</b> SYNC achieved with no error. For DMA transfers, this also indicates DMA request de-assertion and no more transfers desired for that channel.	
0101	<b>Short Wait</b> : Part indicating wait-states. For bus master cycles, the PCH does not use this encoding. Instead, the PCH uses the Long Wait encoding (see next encoding below).	
0110	<b>Long Wait</b> : Part indicating wait-states, and many wait-states will be added. This encoding driven by the PCH for bus master cycles, rather than the Short Wait (0101).	
1001	Ready More (Used only by peripheral for DMA cycle): SYNC achieved with no error and more DMA transfers desired to continue after this transfer. This value is valid only on DMA transfers and is not allowed for any other type of cycle.	
1010	<b>Error</b> : Sync achieved with error. This is generally used to replace the SERR# or IOCHK# signal on the PCI/ISA bus. It indicates that the data is to be transferred, but there is a serious error in this transfer. For DMA transfers, this not only indicates an error, but also indicates DMA request de-assertion and no more transfers desired for that channel.	

#### NOTES:

- 1. All other combinations are RESERVED.
- If the LPC controller receives any SYNC returned from the device other than short (0101), long wait (0110), or ready (0000) when running a FWH cycle, indeterminate results may occur. A FWH device is not allowed to assert an Error SYNC.

#### 5.4.1.6 SYNC Time-Out

There are several error cases that can occur on the LPC interface. The PCH responds as defined in section 4.2.1.9 of the *Low Pin Count Interface Specification*, Revision 1.1 to the stimuli described therein. There may be other peripheral failure conditions; however, these are not handled by the PCH.

#### 5.4.1.7 SYNC Error Indication

The PCH responds as defined in section 4.2.1.10 of the *Low Pin Count Interface Specification*, Revision 1.1.

Upon recognizing the SYNC field indicating an error, the PCH treats this as a SERR by reporting this into the Device 31 Error Reporting Logic.

#### 5.4.1.8 LFRAME# Usage

The PCH follows the usage of LFRAME# as defined in the *Low Pin Count Interface Specification*, Revision 1.1.

The PCH performs an abort for the following cases (possible failure cases):

- The PCH starts a Memory, I/O, or DMA cycle, but no device drives a valid SYNC after four consecutive clocks.
- The PCH starts a Memory, I/O, or DMA cycle, and the peripheral drives an invalid SYNC pattern.
- A peripheral drives an illegal address when performing bus master cycles.
- A peripheral drives an invalid value.



## 5.4.1.9 I/O Cycles

For I/O cycles targeting registers specified in the PCH decode ranges, the PCH performs I/O cycles as defined in the *Low Pin Count Interface Specification*, Revision 1.1. These are 8-bit transfers. If the processor attempts a 16-bit or 32-bit transfer, the PCH breaks the cycle up into multiple 8-bit transfers to consecutive I/O addresses.

Note:

If the cycle is not claimed by any peripheral (and subsequently aborted), the PCH returns a value of all 1s (FFh) to the processor. This is to maintain compatibility with ISA I/O cycles where pull-up resistors would keep the bus high if no device responds.

#### 5.4.1.10 Bus Master Cycles

The PCH supports Bus Master cycles and requests (using LDRQ#) as defined in the *Low Pin Count Interface Specification*, Revision 1.1. The PCH has two LDRQ# inputs, and thus supports two separate bus master devices. It uses the associated START fields for Bus Master 0 (0010b) or Bus Master 1 (0011b).

Note:

The PCH does not support LPC Bus Masters performing I/O cycles. LPC Bus Masters should only perform memory read or memory write cycles.

#### 5.4.1.11 LPC Power Management

#### LPCPD# Protocol

Same timings as for SUS\_STAT#. Upon driving SUS\_STAT# low, LPC peripherals drive LDRQ# low or tri-state it. The PCH shuts off the LDRQ# input buffers. After driving SUS\_STAT# active, the PCH drives LFRAME# low, and tri-states (or drive low) LAD[3:0].

Note:

The Low Pin Count Interface Specification, Revision 1.1 defines the LPCPD# protocol where there is at least 30 µs from LPCPD# assertion to LRST# assertion. This specification explicitly states that this protocol only applies to entry/exit of low power states which does not include asynchronous reset events. The PCH asserts both SUS\_STAT# (connects to LPCPD#) and PLTRST# (connects to LRST#) at the same time during a global reset. This is not inconsistent with the LPC LPCPD# protocol.

#### 5.4.1.12 Configuration and PCH Implications

#### LPC I/F Decoders

To allow the I/O cycles and memory mapped cycles to go to the LPC interface, the PCH includes several decoders. During configuration, the PCH must be programmed with the same decode ranges as the peripheral. The decoders are programmed using the Device 31:Function 0 configuration space.

Note:

The PCH cannot accept PCI write cycles from PCI-to-PCI bridges or devices with similar characteristics (specifically those with a "Retry Read" feature which is enabled) to an LPC device if there is an outstanding LPC read cycle towards the same PCI device or bridge. These cycles are not part of normal system operation, but may be encountered as part of platform validation testing using custom test fixtures.

#### **Bus Master Device Mapping and START Fields**

Bus Masters must have a unique START field. In the case of the PCH that supports two LPC bus masters, it drives 0010 for the START field for grants to bus master 0 (requested using LDRQ0#) and 0011 for grants to bus master #1 (requested using LDRQ1#.). Thus, no registers are needed to configure the START fields for a particular bus master.




## 5.5 DMA Operation (D31:F0)

The PCH supports LPC DMA using the PCH's DMA controller. The DMA controller has registers that are fixed in the lower 64 KB of I/O space. The DMA controller is configured using registers in the PCI configuration space. These registers allow configuration of the channels for use by LPC DMA.

The DMA circuitry incorporates the functionality of two 82C37 DMA controllers with seven independently programmable channels (Figure 5-3). DMA controller 1 (DMA-1) corresponds to DMA channels 0–3 and DMA controller 2 (DMA-2) corresponds to channels 5–7. DMA channel 4 is used to cascade the two controllers and defaults to cascade mode in the DMA Channel Mode (DCM) Register. Channel 4 is not available for any other purpose. In addition to accepting requests from DMA slaves, the DMA controller also responds to requests that software initiates. Software may initiate a DMA service request by setting any bit in the DMA Channel Request Register to a 1.

Figure 5-3. PCH DMA Controller



Each DMA channel is hardwired to the compatible settings for DMA device size: channels [3:0] are hardwired to 8-bit, count-by-bytes transfers, and channels [7:5] are hardwired to 16-bit, count-by-words (address shifted) transfers.

The PCH provides 24-bit addressing in compliance with the ISA-Compatible specification. Each channel includes a 16-bit ISA-Compatible Current Register which holds the 16 least-significant bits of the 24-bit address, an ISA-Compatible Page Register which contains the eight next most significant bits of address.

The DMA controller also features refresh address generation, and auto-initialization following a DMA termination.

## 5.5.1 Channel Priority

For priority resolution, the DMA consists of two logical channel groups: channels 0-3 and channels 4-7. Each group may be in either fixed or rotate mode, as determined by the DMA Command Register.

DMA I/O slaves normally assert their DREQ line to arbitrate for DMA service. However, a software request for DMA service can be presented through each channel's DMA Request Register. A software request is subject to the same prioritization as any hardware request. See the detailed register description for Request Register programming information in Section 13.2.

#### 5.5.1.1 Fixed Priority

The initial fixed priority structure is as follows:

High priority	Low priority	
0, 1, 2, 3	5, 6, 7	

The fixed priority ordering is 0, 1, 2, 3, 5, 6, and 7. In this scheme, channel 0 has the highest priority, and channel 7 has the lowest priority. Channels [3:0] of DMA-1 assume the priority position of channel 4 in DMA-2, thus taking priority over channels 5, 6, and 7.



### 5.5.1.2 Rotating Priority

Rotation allows for "fairness" in priority resolution. The priority chain rotates so that the last channel serviced is assigned the lowest priority in the channel group (0-3, 5-7).

Channels 0-3 rotate as a group of 4. They are always placed between channel 5 and channel 7 in the priority list.

Channel 5–7 rotate as part of a group of 4. That is, channels (5–7) form the first three positions in the rotation, while channel group (0–3) comprises the fourth position in the arbitration.

## 5.5.2 Address Compatibility Mode

When the DMA is operating, the addresses do not increment or decrement through the High and Low Page Registers. Therefore, if a 24-bit address is 01FFFh and increments, the next address is 010000h, not 020000h. Similarly, if a 24-bit address is 020000h and decrements, the next address is 02FFFFh, not 01FFFFh. However, when the DMA is operating in 16-bit mode, the addresses still do not increment or decrement through the High and Low Page Registers but the page boundary is now 128 K. Therefore, if a 24-bit address is 01FFFEh and increments, the next address is 000000h, not 0100000h. Similarly, if a 24-bit address is 020000h and decrements, the next address is 03FFFEh, not 02FFFEh. This is compatible with the 82C37 and Page Register implementation used in the PC-AT. This mode is set after CPURST is valid.

## 5.5.3 Summary of DMA Transfer Sizes

Table 5-10 lists each of the DMA device transfer sizes. The column labeled "Current Byte/Word Count Register" indicates that the register contents represents either the number of bytes to transfer or the number of 16-bit words to transfer. The column labeled "Current Address Increment/Decrement" indicates the number added to or taken from the Current Address register after each DMA transfer cycle. The DMA Channel Mode Register determines if the Current Address Register will be incremented or decremented.

## 5.5.3.1 Address Shifting When Programmed for 16-Bit I/O Count by Words

#### Table 5-10. DMA Transfer Size

DMA Device Date Size And Word Count	Current Byte/Word Count Register	Current Address Increment/ Decrement
8-Bit I/O, Count By Bytes	Bytes	1
16-Bit I/O, Count By Words (Address Shifted)	Words	1

The PCH maintains compatibility with the implementation of the DMA in the PC AT that used the 82C37. The DMA shifts the addresses for transfers to/from a 16-bit device count-by-words.

Note:

The least significant bit of the Low Page Register is dropped in 16-bit shifted mode. When programming the Current Address Register (when the DMA channel is in this mode), the Current Address must be programmed to an even address with the address value shifted right by one bit.



The address shifting is shown in Table 5-11.

#### Table 5-11. Address Shifting in 16-Bit I/O DMA Transfers

Output Address	8-Bit I/O Programmed Address (Ch 0-3)	16-Bit I/O Programmed Address (Ch 5-7) (Shifted)
A0	A0	0
A[16:1]	A[16:1]	A[15:0]
A[23:17]	A[23:17]	A[23:17]

NOTE: The least significant bit of the Page Register is dropped in 16-bit shifted mode.

#### 5.5.4 Autoinitialize

By programming a bit in the DMA Channel Mode Register, a channel may be set up as an autoinitialize channel. When a channel undergoes autoinitialization, the original values of the Current Page, Current Address and Current Byte/Word Count Registers are automatically restored from the Base Page, Address, and Byte/Word Count Registers of that channel following TC. The Base Registers are loaded simultaneously with the Current Registers by the microprocessor when the DMA channel is programmed and remain unchanged throughout the DMA service. The mask bit is not set when the channel is in autoinitialize. Following autoinitialize, the channel is rædy to perform another DMA service, without processor intervention, as soon as a valid DREQ is detected.

#### 5.5.5 Software Commands

There are three additional special software commands that the DMA controller can execute. The three software commands are:

- Clear Byte Pointer Flip-Flop
- Master Lear
- Clear Mask Register

They do not depend on any specific bit pattern on the data bus.



## 5.6 LPC DMA

DMA on LPC is handled through the use of the LDRQ# lines from peripherals and special encodings on LAD[3:0] from the host. Single, Demand, Verify, and Increment modes are supported on the LPC interface. Channels 0–3 are 8 bit channels. Channels 5–7 are 16-bit channels. Channel 4 is reserved as a generic bus master request.

## 5.6.1 Asserting DMA Requests


Peripherals that need DMA service encode their requested channel number on the LDRQ# signal. To simplify the protocol, each peripheral on the LPC I/F has its own dedicated LDRQ# signal (they may not be shared between two separate peripherals). The PCH has two LDRQ# inputs, allowing at least two devices to support DMA or bus mastering.

LDRQ# is synchronous with LCLK (PCI clock). As shown in Figure 5-4, the peripheral uses the following serial encoding sequence:

- Peripheral starts the sequence by asserting LDRQ# low (start bit). LDRQ# is high during idle conditions.
- The next three bits contain the encoded DMA channel number (MSB first).
- The next bit (ACT) indicates whether the request for the indicated DMA channel is active or inactive. The ACT bit is 1 (high) to indicate if it is active and 0 (low) if it is inactive. The case where ACT is low is rare, and is only used to indicate that a previous request for that channel is being abandoned.
- After the active/inactive indication, the LDRQ# signal must go high for at least 1 clock. After that one clock, LDRQ# signal can be brought low to the next encoding sequence.

If another DMA channel also needs to request a transfer, another sequence can be sent on LDRQ#. For example, if an encoded request is sent for channel 2, and then channel 3 needs a transfer before the cycle for channel 2 is run on the interface, the peripheral can send the encoded request for channel 3. This allows multiple DMA agents behind an I/O device to request use of the LPC interface, and the I/O device does not need to self-arbitrate before sending the message.

## Figure 5-4. DMA Request Assertion through LDRQ#





## 5.6.2 Abandoning DMA Requests

DMA Requests can be de-asserted in two fashions: on error conditions by sending an LDRQ# message with the 'ACT' bit set to 0, or normally through a SYNC field during the DMA transfer. This section describes boundary conditions where the DMA request needs to be removed prior to a data transfer.

There may be some special cases where the peripheral desires to abandon a DMA transfer. The most likely case of this occurring is due to a floppy disk controller which has overrun or underrun its FIFO, or software stopping a device prematurely.

In these cases, the peripheral wishes to stop further DMA activity. It may do so by sending an LDRQ# message with the ACT bit as 0. However, since the DMA request was seen by the PCH, there is no assurance that the cycle has not been granted and will shortly run on LPC. Therefore, peripherals must take into account that a DMA cycle may still occur. The peripheral can choose not to respond to this cycle, in which case the host will abort it, or it can choose to complete the cycle normally with any random data.

This method of DMA de-assertion should be prevented whenever possible, to limit boundary conditions both on the PCH and the peripheral.

#### 5.6.3 General Flow of DMA Transfers

Arbitration for DMA channels is performed through the 8237 within the host. Once the host has won arbitration on behalf of a DMA channel assigned to LPC, it asserts LFRAME# on the LPC I/F and begins the DMA transfer. The general flow for a basic DMA transfer is as follows:

- 1. The PCH starts transfer by asserting 0000b on LAD[3:0] with LFRAME# asserted.
- 2. The PCH asserts 'cycle type' of DMA, direction based on DMA transfer direction.
- 3. The PCH asserts channel number and, if applicable, terminal count.
- 4. The PCH indicates the size of the transfer: 8 or 16 bits.
- 5. If a DMA read...
  - The PCH drives the first 8 bits of data and turns the bus around.
  - The peripheral acknowledges the data with a valid SYNC.
  - If a 16-bit transfer, the process is repeated for the next 8 bits.
- 6. If a DMA write...
  - The PCH turns the bus around and waits for data.
  - The peripheral indicates data ready through SYNC and transfers the first byte.
  - If a 16-bit transfer, the peripheral indicates data ready and transfers the next byte.
- 7. The peripheral turns around the bus.

## 5.6.4 Terminal Count

Terminal count is communicated through LAD[3] on the same clock that DMA channel is communicated on LAD[2:0]. This field is the CHANNEL field. Terminal count indicates the last byte of transfer, based upon the size of the transfer.

For example, on an 8-bit transfer size (SIZE field is 00b), if the TC bit is set, then this is the last byte. On a 16-bit transfer (SIZE field is 01b), if the TC bit is set, then the second byte is the last byte. The peripheral, therefore, must internalize the TC bit when the CHANNEL field is communicated, and only signal TC when the last byte of that transfer size has been transferred.



## 5.6.5 Verify Mode

Verify mode is supported on the LPC interface. A verify transfer to the peripheral is similar to a DMA write, where the peripheral is transferring data to main memory. The indication from the host is the same as a DMA write, so the peripheral will be driving data onto the LPC interface. However, the host will not transfer this data into main memory.

## 5.6.6 DMA Request De-assertion

An end of transfer is communicated to the PCH through a special SYNC field transmitted by the peripheral. An LPC device must not attempt to signal the end of a transfer by de-asserting LDREQ#. If a DMA transfer is several bytes (such as, a transfer from a demand mode device) the PCH needs to know when to de-assert the DMA request based on the data currently being transferred.

The DMA agent uses a SYNC encoding on each byte of data being transferred, which indicates to the PCH whether this is the last byte of transfer or if more bytes are requested. To indicate the last byte of transfer, the peripheral uses a SYNC value of 0000b (ready with no error), or 1010b (ready with error). These encodings tell the PCH that this is the last piece of data transferred on a DMA read (PCH to peripheral), or the byte that follows is the last piece of data transferred on a DMA write (peripheral to the PCH).

When the PCH sees one of these two encodings, it ends the DMA transfer after this byte and de-asserts the DMA request to the 8237. Therefore, if the PCH indicated a 16-bit transfer, the peripheral can end the transfer after one byte by indicating a SYNC value of 0000b or 1010b. The PCH does not attempt to transfer the second byte, and deasserts the DMA request internally.

If the peripheral indicates a 0000b or 1010b SYNC pattern on the last byte of the indicated size, then the PCH only de-asserts the DMA request to the 8237 since it does not need to end the transfer.

If the peripheral wishes to keep the DMA request active, then it uses a SYNC value of 1001b (ready plus more data). This tells the 8237 that more data bytes are requested after the current byte has been transferred, so the PCH keeps the DMA request active to the 8237. Therefore, on an 8-bit transfer size, if the peripheral indicates a SYNC value of 1001b to the PCH, the datawill be transferred and the DMA request will remain active to the 8237. At a later time, the PCH will then come back with another START-CYCTYPE-CHANNEL-SIZE etc. combination to initiate another transfer to the peripheral.

The peripheral must not assume that the next START indication from the PCH is another grant to the peripheral if it had indicated a SYNC value of 1001b. On a single mode DMA device, the 8237 will re-arbitrate after every transfer. Only demand mode DMA devices can be assured that they will receive the next START indication from the PCH.

e: Indicating a 0000b or 1010b encoding on the SYNC field of an odd byte of a 16-bit channel (first byte of a 16-bit transfer) is an error condition.

The host stops the transfer on the LPC bus as indicated, fills the upper byte with random data on DMA writes (peripheral to memory), and indicates to the 8237 that the DMA transfer occurred, incrementing the 8237's address and decrementing its byte count.

Datasheet 143

Note:

Note:



#### 5.6.7 SYNC Field / LDRQ# Rules

Since DMA transfers on LPC are requested through an LDRQ# assertion message, and are ended through a SYNC field during the DMA transfer, the peripheral must obey the following rule when initiating back-to-back transfers from a DMA channel.

The peripheral must not assert another message for eight LCLKs after a de-assertion is indicated through the SYNC field. This is needed to allow the 8237, that typically runs off a much slower internal clock, to see a message de-asserted before it is re-asserted so that it can arbitrate to the next agent.

Under default operation, the host only performs 8-bit transfers on 8-bit channels and 16-bit transfers on 16-bit channels.

The method by which this communication between host and peripheral through system BIOS is performed is beyond the scope of this specification. Since the LPC host and LPC peripheral are motherboard devices, no "plug-n-play" registry is required.

The peripheral must not assume that the host is able to perform transfer sizes that are larger than the size allowed for the DMA channel, and be willing to accept a SIZE field that is smaller than what it may currently have buffered.

To that end, it is recommended that future devices that may appear on the LPC bus, that require higher bandwidth than 8-bit or 16-bit DMA allow, do so with a bus mastering interface and not rely on the 8237.

## 5.7 8254 Timers (D31:F0)

The PCH contains three counters that have fixed uses. All registers and functions associated with the 8254 timers are in the core well. The 8254 unit is clocked by a 14.31818 MHz clock.

## Counter 0, System Timer

This counter functions as the system timer by controlling the state of IRQ0 and is typically programmed for Mode 3 operation. The counter produces a square wave with a period equal to the product of the counter period (838 ns) and the initial count value. The counter loads the initial count value 1 counter period after software writes the count value to the counter I/O address. The counter initially asserts IRQ0 and decrements the count value by two each counter period. The counter negates IRQ0 when the count value reaches 0. It then reloads the initial count value and again decrements the initial count value by two each counter period. The counter then asserts IRQ0 when the count value reaches 0, reloads the initial count value, and repeats the cycle, alternately asserting and negating IRQ0.

#### Counter 1, Refresh Request Signal

This counter provides the refresh request signal and is typically programmed for Mode 2 operation and only impacts the period of the REF\_TOGGLE bit in Port 61. The initial count value is loaded one counter period after being written to the counter I/O address. The REF\_TOGGLE bit will have a square wave behavior (alternate between 0 and 1) and will toggle at a rate based on the value in the counter. Programming the counter to anything other than Mode 2 will result in undefined behavior for the REF\_TOGGLE bit.

#### Counter 2, Speaker Tone

This counter provides the speaker tone and is typically programmed for Mode 3 operation. The counter provides a speaker frequency equal to the counter clock frequency (1.193 MHz) divided by the initial count value. The speaker must be enabled by a write to port 061h (see NMI Status and Control ports).



# 5.7.1 Timer Programming

The counter/timers are programmed in the following fashion:

- 1. Write a control word to select a counter.
- 2. Write an initial count for that counter.
- 3. Load the least and/or most significant bytes (as required by Control Word bits 5, 4) of the 16-bit counter.
- 4. Repeat with other counters.

Only two conventions need to be observed when programming the counters. First, for each counter, the control word must be written before the initial count is written. Second, the initial count must follow the count format specified in the control word (least significant byte only, most significant byte only, or least significant byte and then most significant byte).

A new initial count may be written to a counter at any time without affecting the counter's programmed mode. Counting is affected as described in the mode definitions. The new count must follow the programmed count format.

If a counter is programmed to read/write two-byte counts, the following precaution applies: A program must not transfer control between writing the first and second byte to another routine which also writes into that same counter. Otherwise, the counter will be loaded with an incorrect count.

The Control Word Register at port 43h controls the operation of all three counters. Several commands are available:

- **Control Word Command.** Specifies which counter to read or write, the operating mode, and the count format (binary or BCD).
- Counter Latch Command. Latches the current count so that it can be read by the system. The countdown process continues.
- **Read Back Command**. Reads the count value, programmed mode, the current state of the OUT pins, and the state of the Null Count Flag of the selected counter.

Table 5-12 lists the six operating modes for the interval counters.

**Table 5-12. Counter Operating Modes** 

Mode	Function	Description
0	Out signal on end of count (=0)	Output is 0. When count goes to 0, output goes to 1 and stays at 1 until counter is reprogrammed.
1	Hardware retriggerable one-shot	Output is 0. When count goes to 0, output goes to 1 for one clock time.
2	Rate generator (divide by n counter)	Output is 1. Output goes to 0 for one clock time, then back to 1 and counter is reloaded.
3	Square ave wutpub	Output is 1. Output goes to 0 when counter rolls over, and counter is reloaded. Output goes to 1 when counter rolls over, and counter is reloaded, etc.
4	Software triggered strobe	Output is 1. Output goes to 0 when count expires for one clock time.
5	Hardware triggered strobe	Output is 1. Output goes to 0 when count expires for one clock time.



# 5.7.2 Reading from the Interval Timer

It is often desirable to read the value of a counter without disturbing the count in progress. There are three methods for reading the counters: a simple read operation, counter Latch command, and the Read-Back command. Each is explained below.

With the simple read and counter latch command methods, the count must be read according to the programmed format; specifically, if the counter is programmed for two byte counts, two bytes must be read. The two bytes do not have to be read one right after the other. Read, write, or programming operations for other counters may be inserted between them.

#### 5.7.2.1 Simple Read

The first method is to perform a simple read operation. The counter is selected through port 40h (counter 0), 41h (counter 1), or 42h (counter 2).

**Note:** Performing a direct read from the counter does not return a determinate value, because the counting process is asynchronous to read operations. However, in the case of counter 2, the count can be stopped by writing to the GATE bit in port 61h.

#### 5.7.2.2 Counter Latch Command

The Counter Latch command, written to port 43h, latches the count of a specific counter at the time the command is received. This command is used to ensure that the count read from the counter is accurate, particularly when reading a two-byte count. The count value is then read from each counter's Count register as was programmed by the Control register.

The count is held in the latch until it is read or the counter is reprogrammed. The count is then unlatched. This allows reading the contents of the counters on the fly without affecting counting in progress. Multiple Counter Latch Commands may be used to latch more than one counter. Counter Latch commands do not affect the programmed mode of the counter in any way.

If a Counter is latched and then, some time later, latched again before the count is read, the second Counter Latch command is ignored. The count read is the count at the time the first Counter Latch command was issued.

#### 5.7.2.3 Read Back Command

The Read Back command, written to port 43h, latches the count value, programmed mode, and current states of the OUT pin and Null Count flag of the selected counter or counters. The value of the counter and its status may then be read by I/O access to the counter address.

The Read Back command may be used to latch multiple counter outputs at one time. This single command is functionally equivalent to several counter latch commands, one for each counter latched. Each counter's latched count is held until it is read or reprogrammed. Once read, a counter is unlatched. The other counters remain latched until they are read. If multiple count Read Back commands are issued to the same counter without reading the count, all but the first are ignored.

The Read Back command may additionally be used to latch status information of selected counters. The status of a counter is accessed by a read from that counter's I/O port address. If multiple counter status latch operations are performed without reading the status, all but the first are ignored.



Both count and status of the selected counters may be latched simultaneously. This is functionally the same as issuing two consecutive, separate Read Back commands. If multiple count and/or status Read Back commands are issued to the same counters without any intervening reads, all but the first are ignored.

If both count and status of a counter are latched, the first read operation from that counter returns the latched status, regardless of which was latched first. The next one or two reads, depending on whether the counter is programmed for one or two type counts, returns the latched count. Subsequent reads return unlatched count.

# 5.8 8259 Interrupt Controllers (PIC) (D31:F0)

The PCH incorporates the functionality of two 8259 interrupt controllers that provide system interrupts for the ISA compatible interrupts. These interrupts are: system timer, keyboard controller, serial ports, parallel ports, floppy disk, mouse, and DMA channels. In addition, this interrupt controller can support the PCI based interrupts, by mapping the PCI interrupt onto the compatible ISA interrupt line. Each 8259 core supports eight interrupts, numbered 0–7. Table 5-13 shows how the cores are connected.

**Table 5-13. Interrupt Controller Core Connections** 

8259	8259 Input	Typical Interrupt Source	Connected Pin / Function
	0	Internal	Internal Timer / Counter 0 output / HPET #0
	1	Keyboard	IRQ1 via SERIRQ
	2	Internal	Slave controller INTR output
Master	3	Serial Port A	IRQ3 via SERIRQ, PIRQ#
Master	4	Serial Port B	IRQ4 via SERIRQ, PIRQ#
	5	Parallel Port / Generic	IRQ5 via SERIRQ, PIRQ#
	6	Floppy Disk	IRQ6 via SERIRQ, PIRQ#
	7	Parallel Port / Generic	IRQ7 via SERIRQ, PIRQ#
	0	Internal Real Time Clock	Internal RTC / HPET #1
	1	Generic	IRQ9 via SERIRQ, SCI, TCO, or PIRQ#
	2	Generic	IRQ10 via SERIRQ, SCI, TCO, or PIRQ#
	3	Generic	IRQ11 via SERIRQ, SCI, TCO, or PIRQ#, or HPET #2
Slave	4	PS/2 ouseM	IRQ12 via SERIRQ, SCI, TCO, or PIRQ#, or HPET #3
	5	Internal	State Machine output based on processor FERR# assertion. May optionally be used for SCI or TCO interrupt if FERR# not needed.
	6	SATA	SATA Primary (legacy mode), or via SERIRQ or PIRQ#
	7	SATA	SATA Secondary (legacy mode) or via SERIRQ or PIRQ#

The PCH cascades the slave controller onto the master controller through master controller interrupt input 2. This means there are only 15 possible interrupts for the PCH PIC.



Interrupts can individually be programmed to be edge or level, except for IRQ0, IRQ2, IRQ8#, and IRQ13.

Note:

Active-low interrupt sources (such as, the PIRQ#s) are inverted inside the PCH. In the following descriptions of the 8259s, the interrupt levels are in reference to the signals at the internal interface of the 8259s, after the required inversions have occurred. Therefore, the term "high" indicates "active," which means "low" on an originating PIRQ#.

# 5.8.1 Interrupt Handling

## 5.8.1.1 Generating Interrupts

The PIC interrupt sequence involves three bits, from the IRR, ISR, and IMR, for each interrupt level. These bits are used to determine the interrupt vector returned, and status of any other pending interrupts. Table 5-14 defines the IRR, ISR, and IMR.

## Table 5-14. Interrupt Status Registers

Bit	Description
IRR	Interrupt Request Register. This bit is set on a low to high transition of the interrupt line in edge mode, and by an active high level in level mode. This bit is set whether or not the interrupt is masked. However, a masked interrupt will not generate INTR.
ISR	Interrupt Service Register. This bit is set, and the corresponding IRR bit cleared, when an interrupt acknowledge cycle is seen, and the vector returned is for that interrupt.
IMR	Interrupt Mask Register. This bit determines whether an interrupt is masked. Masked interrupts will not generate INTR.

### 5.8.1.2 Acknowledging Interrupts

The processor generates an interrupt acknowledge cycle that is translated by the host bridge into a PCI Interrupt Acknowledge Cycle to the PCH. The PIC translates this command into two internal INTA# pulses expected by the 8259 cores. The PIC uses the first internal INTA# pulse to freeze the state of the interrupts for priority resolution. On the second INTA# pulse, the master or slave sends the interrupt vector to the processor with the acknowledged interrupt code. This code is based upon bits [7:3] of the corresponding ICW2 register, combined with three bits representing the interrupt within that controller.

Table 5-15. Content of Interrupt Vector Byte

Master, Slave Interrupt	Bits [7:3]	Bits [2:0]
IRQ7,15		111
IRQ6,14 IRQ5,13	ICW2[7:3]	110
		101
IRQ4,12		100
IRQ3,11		011
IRQ2,10		010
IRQ1,9		001
IRQ0,8		000



#### 5.8.1.3 Hardware/Software Interrupt Sequence

- 1. One or more of the Interrupt Request lines (IRQ) are raised high in edge mode, or seen high in level mode, setting the corresponding IRR bit.
- 2. The PIC sends INTR active to the processor if an asserted interrupt is not masked.
- 3. The processor acknowledges the INTR and responds with an interrupt acknowledge cycle. The cycle is translated into a PCI interrupt acknowledge cycle by the host bridge. This command is broadcast over PCI by the PCH.
- 4. Upon observing its own interrupt acknowledge cycle on PCI, the PCH converts it into the two cycles that the internal 8259 pair can respond to. Each cycle appears as an interrupt acknowledge pulse on the internal INTA# pin of the cascaded interrupt controllers.
- 5. Upon receiving the first internally generated INTA# pulse, the highest priority ISR bit is set and the corresponding IRR bit is reset. On the trailing edge of the first pulse, a slave identification code is broadcast by the master to the slave on a private, internal three bit wide bus. The slave controller uses these bits to determine if it must respond with an interrupt vector during the second INTA# pulse.
- 6. Upon receiving the second internally generated INTA# pulse, the PIC returns the interrupt vector. If no interrupt request is present because the request was too short in duration, the PIC returns vector 7 from the master controller.
- 7. This completes the interrupt cycle. In AEOI mode the ISR bit is reset at the end of the second INTA# pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt subroutine.

# 5.8.2 Initialization Command Words (ICWx)

Before operation can begin, each 8259 must be initialized. In the PCH, this is a four byte sequence. The four initialization command words are referred to by their acronyms: ICW1, ICW2, ICW3, and ICW4.

The base address for each 8259 initialization command word is a fixed location in the I/O memory space: 20h for the master controller, and A0h for the slave controller.

#### 5.8.2.1 ICW1

An I/O write to the master or slave controller base address with data bit 4 equal to 1 is interpreted as a write to ICW1. Upon sensing this write, the PCH's PIC expects three more byte writes to 21h for the master controller, or A1h for the slave controller, to complete the ICW sequence.

A write to ICW1 starts the initialization sequence during which the following automatically occur:

- 1. Following initialization, an interrupt request (IRQ) input must make a low-to-high transition to generate an interrupt.
- 2. The Interrupt Mask Register is cleared.
- 3. IRQ7 input is assigned priority 7.
- 4. The slave mode address is set to 7.
- 5. Special mask mode is cleared and Status Read is set to IRR.



#### 5.8.2.2 ICW2

The second write in the sequence (ICW2) is programmed to provide bits [7:3] of the interrupt vector that will be released during an interrupt acknowledge. A different base is selected for each interrupt controller.

#### 5.8.2.3 ICW3

The third write in the sequence (ICW3) has a different meaning for each controller.

- For the master controller, ICW3 is used to indicate which IRQ input line is used to cascade the slave controller. Within the PCH, IRQ2 is used. Therefore, bit 2 of ICW3 on the master controller is set to a 1, and the other bits are set to 0s.
- For the slave controller, ICW3 is the slave identification code used during an interrupt acknowledge cycle. On interrupt acknowledge cycles, the master controller broadcasts a code to the slave controller if the cascaded interrupt won arbitration on the master controller. The slave controller compares this identification code to the value stored in its ICW3, and if it matches, the slave controller assumes responsibility for broadcasting the interrupt vector.

#### 5.8.2.4 ICW4

The final write in the sequence (ICW4) must be programmed for both controllers. At the very least, bit 0 must be set to a 1 to indicate that the controllers are operating in an Intel Architecture-based system.

# 5.8.3 Operation Command Words (OCW)

These command words reprogram the Interrupt controller to operate in various interrupt modes.

- OCW1 masks and unmasks interrupt lines.
- OCW2 controls the rotation of interrupt priorities when in rotating priority mode, and controls the EOI function.
- OCW3 sets up ISR/IRR reads, enables/disables the special mask mode (SMM), and enables/disables polled interrupt mode.

# 5.8.4 Modes of Operation

## 5.8.4.1 Fully Nested Mode

In this mode, interrupt requests are ordered in priority from 0 through 7, with 0 being the highest. When an interrupt is acknowledged, the highest priority request is determined and its vector placed on the bus. Additionally, the ISR for the interrupt is set. This ISR bit remains set until: the processor issues an EOI command immediately before returning from the service routine; or if in AEOI mode, on the trailing edge of the second INTA#. While the ISR bit is set, all further interrupts of the same or lower priority are inhibited, while higher levels generate another interrupt. Interrupt priorities can be changed in the rotating priority mode.



# 5.8.4.2 Special Fully-Nested Mode

This mode is used in the case of a system where cascading is used, and the priority has to be conserved within each slave. In this case, the special fully-nested mode is programmed to the master controller. This mode is similar to the fully-nested mode with the following exceptions:

- When an interrupt request from a certain slave is in service, this slave is not locked out from the master's priority logic and further interrupt requests from higher priority interrupts within the slave are recognized by the master and initiate interrupts to the processor. In the normal-nested mode, a slave is masked out when its request is in service.
- When exiting the Interrupt Service routine, software has to check whether the
  interrupt serviced was the only one from that slave. This is done by sending a NonSpecific EOI command to the slave and then reading its ISR. If it is 0, a nonspecific EOI can also be sent to the master.

# 5.8.4.3 Automatic Rotation Mode (Equal Priority Devices)

In some applications, there are a number of interrupting devices of equal priority. Automatic rotation mode provides for a sequential 8-way rotation. In this mode, a device receives the lowest priority after being serviced. In the worst case, a device requesting an interrupt has to wait until each of seven other devices are serviced at most once.

There are two ways to accomplish automatic rotation using OCW2; the Rotation on Non-Specific EOI Command (R=1, SL=0, EOI=1) and the rotatein automatic EOI mode which is set by (R=1, SL=0, EOI=0).

## 5.8.4.4 Specific Rotation Mode (Specific Priority)

Software can change interrupt priorities by programming the bottom priority. For example, if IRQ5 is programmed as the bottom priority device, then IRQ6 is the highest priority device. The Set Priority Command is issued in OCW2 to accomplish this, where: R=1, SL=1, and LO-L2 is the binary priority level code of the bottom priority device.

In this mode, internal status is updated by software control during OCW2. However, it is independent of the EOI command. Priority changes can be executed during an EOI command by using the Rotate on Specific EOI Command in OCW2 (R=1, SL=1, EOI=1 and LO-L2=IRO level to receive bottom priority.

## 5.8.4.5 **Poll Mode**

Poll mode can be used to conserve space in the interrupt vector table. Multiple interrupts that can be serviced by one interrupt service routine do not need separate vectors if the service routine uses the poll command. Poll mode can also be used to expand the number of interrupts. The polling interrupt service routine can call the appropriate service routine, instead of providing the interrupt vectors in the vector table. In this mode, the INTR output is not used and the microprocessor internal Interrupt Enable flip-flop is reset, disabling its interrupt input. Service to devices is achieved by software using a Poll command.

The Poll command is issued by setting P=1 in OCW3. The PIC treats its next I/O read as an interrupt acknowledge, sets the appropriate ISR bit if there is a request, and reads the priority level. Interrupts are frozen from the OCW3 write to the I/O read. The byte returned during the I/O read contains a 1 in bit 7 if there is an interrupt, and the binary code of the highest priority level in bits 2:0.



#### 5.8.4.6 Cascade Mode

The PIC in the PCH has one master 8259 and one slave 8259 cascaded onto the master through IRQ2. This configuration can handle up to 15 separate priority levels. The master controls the slaves through a three bit internal bus. In the PCH, when the master drives 010b on this bus, the slave controller takes responsibility for returning the interrupt vector. An EOI command must be issued twice: once for the master and once for the slave.

### 5.8.4.7 Edge and Level Triggered Mode

In ISA systems this mode is programmed using bit 3 in ICW1, which sets level or edge for the entire controller. In the PCH, this bit is disabled and a new register for edge and level triggered mode selection, per interrupt input, is included. This is the Edge/Level control Registers ELCR1 and ELCR2.

If an ELCR bit is 0, an interrupt request will be recognized by a low-to-high transition on the corresponding IRQ input. The IRQ input can remain high without generating another interrupt. If an ELCR bit is 1, an interrupt request will be recognized by a high level on the corresponding IRQ input and there is no need for an edge detection. The interrupt request must be removed before the EOI command is issued to prevent a second interrupt from occurring.

In both the edge and level triggered modes, the IRQ inputs must remain active until after the falling edge of the first internal INTA#. If the IRQ input goes inactive before this time, a default IRQ7 vector is returned.

#### 5.8.4.8 End of Interrupt (EOI) Operations

An EOI can occur in one of two fashions: by a command word write issued to the PIC before returning from a service routine, the EOI command; or automatically when AEOI bit in ICW4 is set to 1.

#### 5.8.4.9 Normal End of Interrupt

In normal EOI, software writes an EOI command before leaving the interrupt service routine to mark the interrupt as completed. There are two forms of EOI commands: Specific and Non-Specific. When a Non-Specific EOI command is issued, the PIC clears the highest ISR bit of those that are set to 1. Non-Specific EOI is the normal mode of operation of the PIC within the PCH, as the interrupt being serviced currently is the interrupt entered with the interrupt acknowledge. When the PIC is operated in modes that preserve the fully nested structure, software can determine which ISR bit to clear by issuing a Specific EOI. An ISR bit thatis masked is not cleared by a Non-Specific EOI if the PIC is in the special mask mode. An EOI command must be issued for both the master and slave controller.

#### 5.8.4.10 Automatic End of Interrupt Mode

In this mode, the PIC automatically performs a Non-Specific EOI operation at the trailing edge of the last interrupt acknowledge pulse. From a system standpoint, this mode should be used only when a nested multi-level interrupt structure is not required within a single PIC. The AEOI mode can only be used in the master controller and not the slave controller.



# 5.8.5 Masking Interrupts

#### 5.8.5.1 Masking on an Individual Interrupt Request

Each interrupt request can be masked individually by the Interrupt Mask Register (IMR). This register is programmed through OCW1. Each bit in the IMR masks one interrupt channel. Masking IRQ2 on the master controller masks all requests for service from the slave controller.

#### 5.8.5.2 Special Mask Mode

Some applications may require an interrupt service routine to dynamically alter the system priority structure during its execution under software control. For example, the routine may wish to inhibit lower priority requests for a portion of its execution but enable some of them for another portion.

The special mask mode enables all interrupts not masked by a bit set in the Mask register. Normally, when an interrupt serviæ routine acknowledges an interrupt without issuing an EOI to clear the ISR bit, the interrupt controller inhibits all lower priority requests. In the special mask mode, any interrupts may be selectively enabled by loading the Mask Register with the appropriate pattern. The special mask mode is set by OCW3 where: SSMM=1, SMM=1, and cleared where SSMM=1, SMM=0.

# 5.8.6 Steering PCI Interrupts

The PCH can be programmed to allow PIRQA#-PIRQH# to be routed internally to interrupts 3–7, 9–12, 14 or 15. The assignment is programmable through the PIRQx Route Control registers, located at 60–63h and 68–6Bh in Device 31:Function 0. One or more PIRQx# lines can be routed to the same IRQx input. If interrupt steering is not required, the Route registers can be programmed to disable steering.

The PIRQx# lines are defined as active low, level sensitive to allow multiple interrupts on a PCI board to share a single line across the connector. When a PIRQx# is routed to specified IRQ line, software must change the IRQ's corresponding ELCR bit to level sensitive mode. The PCH internally inverts the PIRQx# line to send an active high level to the PIC. When a PCI interrupt is routed onto the PIC, the selected IRQ can no longer be used by an active high device (through SERIRQ). However, active low interrupts can share their interrupt with PCI interrupts.

Internal sources of the PIRQs, including SCI and TCO interrupts, cause the external PIRQ to be asserted. The PCH receives the PIRQ input, like all of the other external sources, and routes it accordingly.



# 5.9 Advanced Programmable Interrupt Controller (APIC) (D31:F0)

In addition to the standard ISA-compatible PIC described in the previous chapter, the PCH incorporates the APIC. While the standard interrupt controller is intended for use in a uni-processor system, APIC can be used in either a uni-processor or multi-processor system.

# 5.9.1 Interrupt Handling

The I/O APIC handles interrupts very differently than the 8259. Briefly, these differences are:

- **Method of Interrupt Transmission**. The I/O APIC transmits interrupts through memory writes on the normal datapathto the processor, and interrupts are handled without the need for the processor to run an interrupt acknowledge cycle.
- Interrupt Priority. The priority of interrupts in the I/O APIC is independent of the interrupt number. For example, interrupt 10 can be given a higher priority than interrupt 3.
- More Interrupts. The I/O APIC in the PCH supports a total of 24 interrupts.
- Multiple Interrupt Controllers. The I/O APIC architecture allows for multiple I/O APIC devices in the system with their own interrupt vectors.

# 5.9.2 Interrupt Mapping

The I/O APIC within the PCH supports 24 APIC interrupts. Each interrupt has its own unique vector assigned by software. The interrupt vectors are mapped as follows, and match "Config 6" of the *Multi-Processor Specification*.

Table 5-16. APIC Interrupt Mapping<sup>1</sup> (Sheet 1 of 2)

IRQ#	Using SERIRQ	Direct from Pin	Using PCI Message	Internal Modules
0	No	No	No	Cascade from 8259 #1
1	Yes	No	Yes	
2	No	No	No	8254 Counter 0, HPET #0 (legacy mode)
3	Yes	No	Yes	
4	Yes	No	Yes	
5	Yes	No	Yes	
6	Yes	No	Yes	
7	Yes	No	Yes	
8	No	No	No	RTC, PET 1Hlega#y (ode) m
9	Yes	No	Yes	Option for SCI, TCO
10	Yes	No	Yes	Option for SCI, TCO
11	Yes	No	Yes	HPET #2, Option for SCI, TCO (Note2)
12	Yes	No	Yes	HPET #3 (Note 3)
13	No	No	No	FERR# logic
14	Yes	No	Yes	SATA Primary (legacy mode)
15	Yes	No	Yes	SATA Secondary (legacy mode)



Table 5-16. APIC Interrupt Mapping<sup>1</sup> (Sheet 2 of 2)

IRQ#	Using SERIRQ	Direct from Pin	Using PCI Message	Internal Modules
16	PIRQA#	PIRQA#		
17	PIRQB#	PIRQB#	Yes	Internal devices are routable; see Section 10.1.26 though Section 10.1.42.
18	PIRQC#	PIRQC#		
19	PIRQD#	PIRQD#		
20	N/A	PIRQE# <sup>4</sup>		
21	N/A	PIRQF# <sup>4</sup>	Yes	Option for SCI, TCO, HPET #0,1,2, 3. Other internal devices are routable; see
22	N/A	PIRQG# <sup>4</sup>		Section 10.1.26 though Section 10.1.42.
23	N/A	PIRQH# <sup>4</sup>		_

#### NOTES:

- When programming the polarity of internal interrupt sources on the APIC, interrupts 0 through 15 receive active-high internal interrupt sources, while interrupts 16 through 23 receive active-low internal interrupt sources.
- 2. If IRQ 11 is used for HPET #2, software should ensure IRQ 11 is not shared with any other devices to ensure the proper operation of HPET #2. The PCH hardware does not prevent sharing of IRQ 11.
- 3. If IRQ 12 is used for HPET #3, software should ensure IRQ 12 is not shared with any other devices to ensure the proper operation of HPET #3. The PCH hardware does not prevent sharing of IRQ 12.
- 4. PIRQ[E:H] are Multiplexed with GPIO pins. Interrupts PIRQ[E:H] will not be exposed if they are configured as GPIOs.

# 5.9.3 PCI / PCI Express\* Message-Based Interrupts

When external devices through PCI / PCI Express wish to generate an interrupt, they will send the message defined in the PCI Express\* Base Specification, Revision 1.0a for generating INTA# – INTD#. These will be translated internal assertions/de-assertions of INTA# – INTD#.

# 5.9.4 **IOXAPIC Address Remapping**

To support Intel<sup>®</sup> Virtualization Technology, interrupt messages are required to go through similar address remapping as any other memory request. Address remapping allows for domain isolation for interrupts, so a device assigned in one domain is not allowed to generate an interrupt to another domain.

The address remapping is based on the Bus: Device: Function field associated with the requests. The internal APIC is required to initiate the interrupt message using a unique Bus: Device: function.

The PCH allows BIOS to program the unique Bus: Device: Function address for the internal APIC. This address field does not change the APIC functionality and the APIC is not promoted as a stand-alone PCI device. See Device 31: Function 0 Offset 6Ch for additional information.

# 5.9.5 External Interrupt Controller Support

The PCH supports external APICs off of PCI Express ports, and does not support APICs on the PCI bus. The EOI special cycle is only forwarded to PCI Express ports.



# 5.10 Serial Interrupt (D31:F0)

The PCH supports a serial IRQ scheme. This allows a single signal to be used to report interrupt requests. The signal used to transmit this information is shared between the host, the PCH, and all peripherals that support serial interrupts. The signal line, SERIRQ, is synchronous to PCI clock, and followsthe sustained tri-state protocol that is used by all PCI signals. This means that if a device has driven SERIRQ low, it will first drive it high synchronous to PCI clock and release it the following PCI clock. The serial IRQ protocol defines this sustained tri-state signaling in the following fashion:

- S Sample Phase. Signal driven low
- R Recovery Phase. Signal driven high
- T Turn-around Phase. Signal released

The PCH supports a message for 21 serial interrupts. These represent the 15 ISA interrupts (IRQ0-1, 2-15), the four PCI interrupts, and the control signals SMI# and IOCHK#. The serial IRQ protocol does not support the additional APIC interrupts (20-23).

Note:

When the SATA controller is configured for legacy IDE mode, IRQ14 and IRQ15 are expected to behave as ISA legacy interrupts that cannot beshared (that is, through the Serial Interrupt pin). If IRQ14 and IRQ15 are shared with Serial Interrupt pin then abnormal system behavior may occur. For example, IRQ14/15 may not be detected by the PCH's interrupt controller. When the SATA controller is not running in Native IDE mode, IRQ14 and IRQ15 are used as special interrupts. If the SATA controller is in native modes, these interrupts can be mapped to other devices accordingly.

#### 5.10.1 Start Frame

The serial IRQ protocol has two modes of operation which affect the start frame. These two modes are: Continuous, where the PCH is solely responsible for generating the start frame; and Quiet, where a serial IRQ peripheral is responsible for beginning the start frame.

The mode that must first be entered when enabling the serial IRQ protocol is continuous mode. In this mode, the PCH asserts the start frame. This start frame is 4, 6, or 8 PCI clocks wide based upon the Serial IRQ Control Register, bits 1:0 at 64h in Device 31:Function 0 configuration space. This is a polling mode.

When the serial IRQ stream enters quiet mode (signaled in the Stop Frame), the SERIRQ line remains inactive and pulled up between the Stop and Start Frame until a peripheral drives the SERIRQ signal low. The PCH senses the line low and continues to drive it low for the remainder of the Start Frame. Since the first PCI clock of the start frame was driven by the peripheral in this mode, the PCH drives the SERIRQ line low for 1 PCI clock less than in continuous mode. This mode of operation allows for a quiet, and therefore lower power, operation.



#### 5.10.2 Data Frames

Once the Start frame has been initiated, all of the SERIRQ peripherals must start counting frames based on the rising edge of SERIRQ. Each of the IRQ/DATA frames has exactly 3 phases of 1 clock each:

- Sample Phase. During this phase, the SERIRQ device drives SERIRQ low if the corresponding interrupt signal is low. If the corresponding interrupt is high, then the SERIRQ devices tri-state the SERIRQ signal. The SERIRQ line remains high due to pull-up resistors (there is no internal pull-up resistor on this signal, an external pull-up resistor is required). A low level during the IRQ0-1 and IRQ2-15 frames indicates that an active-high ISA interrupt is not being requested, but a low level during the PCI INT[A:D], SMI#, and IOCHK# frame indicates that an active-low interrupt is being requested.
- Recovery Phase. During this phase, the device drives the SERIRQ line high if in the Sample Phase it was driven low. If it was not driven in the sample phase, it is tri-stated in this phase.
- Turn-around Phase. The device tri-states the SERIRO line

# 5.10.3 Stop Frame

After all data frames, a Stop Frame is driven by the PCH. The SERIRQ signal is driven low by the PCH for 2 or 3 PCI clocks. The number of clocks is determined by the SERIRQ configuration register. The number of clocks determines the next mode.

### Table 5-17. Stop Frame Explanation

Stop Frame Width	Next Mode
2 PCI clocks	Quiet Mode. Any SERIRQ device may initiate a Start Frame
3 PCI clocks	Continuous Mode. Only the host (the PCH) may initiate a Start Frame

# 5.10.4 Specific Interrupts Not Supported Using SERIRQ

There are three interrupts seen through the serial scream that are not supported by the PCH. These interrupts are generated internally, and are not sharable with other devices within the system. These interrupts are:

- IRQ0. Heartbeat interrupt generated off of the internal 8254 counter 0.
- IRQ8#. RTC interrupt can only be generated internally.
- IRQ13. Floating point error interrupt generated off of the processor assertion of FERR#.

The PCH ignores the state of these interrupts in the serial stream, and does not adjust their level based on the level seen in the serial stream.



# 5.10.5 Data Frame Format

Table 5-18 shows the format of the data frames. For the PCI interrupts (A–D), the output from the PCH is AND'd with the PCI input signal. This way, the interrupt can be signaled using both the PCI interrupt input signal and using the SERIRQ signal (they are shared).

Table 5-18. Data Frame Format

Data Frame #	Interrupt	Clocks Past Start Frame	Comment
1	IRQ0	2	Ignored. IRQ0 can only be generated using the internal 8524
2	IRQ1	5	
3	SMI#	8	Causes SMI# if low. Will set the SERIRQ_SMI_STS bit.
4	IRQ3	11	
5	IRQ4	14	
6	IRQ5	17	
7	IRQ6	20	
8	IRQ7	23	
9	IRQ8	26	Ignored. IRQ8# can only be generated internally.
10	IRQ9	29	
11	IRQ10	32	
12	IRQ11	35	
13	IRQ12	38	
14	IRQ13	41	Ignored. IRQ13 can only be generated from FERR#
15	IRQ14	44	Not attached to SATA logic
16	IRQ15	47	Not attached to SATA logic
17	IOCHCK#	50	Same as ISA IOCHCK# going active.
18	PCI INTA#	53	Drive PIRQA#
19	PCI INTB#	56	Drive PIRQB#
20	PCI INTC#	59	Drive PIRQC#
21	PCI INTD#	62	Drive PIRQD#



# 5.11 Real Time Clock (D31:F0)

The Real Time Clock (RTC) module provides a battery backed-up date and time keeping device with two banks of static RAM with 128 bytes each, although the first bank has 114 bytes for general purpose usage. Three interrupt features are available: time of day alarm with once a second to once a month range, periodic rates of 122 µs to 500 ms, and end of update cycle notification. Seconds, minutes, hours, days, day of week, month, and year are counted. Daylight savings compensation is no longer supported. The hour is represented in twelve or twenty-four hour format, and data can be represented in BCD or binary format. The design is functionally compatible with the Motorola MS146818B. The time keeping comes from a 32.768 kHz oscillating source, which is divided to achieve an update every second. The lower 14 bytes on the lower RAM block has very specific functions. The first ten are for time and date information. The next four (0Ah to 0Dh) are registers, which configure and report RTC functions.

The time and calendar data should match the data mode (BCD or binary) and hour mode (12 or 24 hour) as selected in register B. It is up to the programmer to make sure that data stored in these locations is within the reasonable values ranges and represents a possible date and time. The exception to these ranges is to store a value of C0–FFh in the Alarm bytes to indicate a don't care situation. All Alarm conditions must match to trigger an Alarm Flag, which could trigger an Alarm Interrupt if enabled. The SET bit must be 1 while programming these locations to avoid clashes with an update cycle. Access to time and date information is done through the RAM locations. If a RAM read from the ten time and date bytes is attempted during an update cycle, the value read do not necessarily represent the true contents of those locations. Any RAM writes under the same conditions are ignored.

#### Note:

The leap year determination for adding a 29th day to February does not take into account the end-of-the-century exceptions. The logic simply assumes that all years divisible by 4 are leap years. According to the Royal Observatory Greenwich, years that are divisible by 100 are typically not leap years. In every fourth century (years divisible by 400, like 2000), the 100-year-exception is over-ridden and a leap-year occurs. Note that the year 2100 will be the first time in which the current RTC implementation would incorrectly calculate the leap-year.

The PCH does not implement month/year alarms.

# 5.11.1 Update Cycles

An update cycle occurs once a second, if the SET bit of register B is not asserted and the divide chain is properly configured. During this procedure, the stored time and date are incremented, overflow is checked, a matching alarm condition is checked, and the time and date are rewritten to the RAM locations. The update cycle will start at least 488  $\mu s$  after the UIP bit of register A is asserted, and the entire cycle does not take more than 1984  $\mu s$  to complete. The time and date RAM locations (0–9) are disconnected from the external bus during this time.

To avoid update and data corruption conditions, external RAM access to these locations can safely occur at two times. When a updated-ended interrupt is detected, almost 999 ms is available to read and write the valid time and date data. If the UIP bit of Register A is detected to be low, there is at least 488  $\mu$ s before the update cycle begins.

#### Warning:

The overflow conditions for leap years adjustments are based on more than one date or time item. To ensure proper operation when adjusting the time, the new time and data values should be set at least two seconds before leap year occurs.



# 5.11.2 Interrupts

The real-time clock interrupt is internally routed within the PCH both to the I/O APIC and the 8259. It is mapped to interrupt vector 8. This interrupt does not leave the PCH, nor is it shared with any other interrupt. IRQ8# from the SERIRQ stream is ignored. However, the High Performance Event Timers can also be mapped to IRQ8#; in this case, the RTC interrupt is blocked.

# 5.11.3 Lockable RAM Ranges

The RTC battery-backed RAM supports two 8-byte ranges that can be locked using the configuration space. If the locking bits are set, the corresponding range in the RAM will not be readable or writable. A write cycle to those locations will have no effect. A read cycle to those locations will not return the location's actual value (resultant value is undefined).

Once a range is locked, the range can be unlocked only by a hard reset, which will invoke the BIOS and allow it to relock the RAM range.

# 5.11.4 Century Rollover

The PCH detects a rollover when the Year byte (RTC I/O space, index offset 09h) transitions form 99 to 00. Upon detecting the rollover, the PCH sets the NEWCENTURY\_STS bit (TCOBASE + 04h, bit 7). If the system is in an S0 state, this causes an SMI#. The SMI# handler can update registers in the RTC RAM that are associated with century value. If the system is in a sleep state (S1–S5) when the century rollover occurs, the PCH also sets the NEWCENTURY\_STS bit, but no SMI# is generated. When the system resumes from the sleep state, BIOS should check the NEWCENTURY\_STS bit and update the century value in the RTC RAM.

# 5.11.5 Clearing Battery-Backed RTC RAM

Clearing CMOS RAM in a PCH-based platform can be done by using a jumper on RTCRST# or GPI. Implementations should not attempt to clear CMOS by using a jumper to pull VccRTC low.

#### Using RTCRST# to Clear CMOS

A jumper on RTCRST# can be used to clear CMOS values, as well as reset to default, the state of those configuration bits that reside in the RTC power well. When the RTCRST# is strapped to ground, the RTC\_PWR\_STS bit (D31:F0:A4h bit 2) will be set and those configuration bits in the RTC power well will be set to their default state. BIOS can monitor the state of this bit, and manually clear the RTC CMOS array once the system is booted. The normal position would cause RTCRST# to be pulled up through a weak pull-up resistor. Table 5-19 shows which bits are set to their default state when RTCRST# is asserted. This RTCRST# jumper technique allows the jumper to be moved and then replaced—all while the system is powered off. Then, once booted, the RTC\_PWR\_STS can be detected in the set state.



Table 5-19. Configuration Bits Reset by RTCRST# Assertion

Bit Name	Register	Location	Bit(s)	Default State
Alarm Interrupt Enable (AIE)	Register B (General Configuration) (RTC_REGB)	I/O space (RTC Index + 0Bh)	5	Х
Alarm Flag (AF)	Register C (Flag Register) (RTC_REGC)	I/O space (RTC Index + 0Ch)	5	Х
SWSMI_RATE_SEL	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	7:6	0
SLP_S4# Minimum Assertion Width	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	5:4	0
SLP_S4# Assertion Stretch Enable	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	3	0
RTC Power Status (RTC_PWR_STS)	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	2	0
Power Failure (PWR_FLR)	General PM Configuration 3 Register (GEN_PMCON_3)	D31:F0:A4h	1	0
AFTERG3_EN	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	0	0
Power Button Override Status (PRBTNOR_STS)	Power Management 1 Status Register (PM1_STS)	PMBase + 00h	11	0
RTC Event Enable (RTC_EN)	Power Management 1 Enable Register (PM1_EN)	PMBase + 02h	10	0
Sleep Type (SLP_TYP)	Power Management 1 Control (PM1_CNT)	PMBase + 04h	12:10	0
PME_EN	General Purpose Event 0 Enables Register (GPE0_EN)	PMBase + 2Ch	11	0
BATLOW_EN	General Purpose Event 0 Enables Register (GPE0_EN)	PMBase + 2Ch	10	0
RI_EN	General Purpose Event 0 Enables Register (GPE0_EN)	PMBase + 2Ch	8	0
NEWCENTURY_ST S	TCO1 Status Register (TCO1_STS)	TCOBase + 04h	7	0
Intruder Detect (INTRD_DET)	TCO2 Status Register (TCO2_STS)	TCOBase + 06h	0	0
Top Swap (TS)	Backed Up Control Register (BUC)	Chipset Config Registers:Offset 3414h	0	Х

# Using a GPI to Clear CMOS

A jumper on a GPI can also be used to clear CMOS values. BIOS would detect the setting of this GPI on system boot-up, and manually clear the CMOS array.

**Note:** The GPI strap technique to clear CMOS requires multiple steps to implement. The system is booted with the jumper in new position, then powered back down. The

jumper is replaced back to the normal position, then the system is rebooted again.

Warning: Do not implement a jumper on VccRTC to clear CMOS.



# 5.12 Processor Interface (D31:F0)

The PCH interfaces to the processor with following pin-based signals other than DMI:

- Standard Outputs to processor: A20GATE, INIT3\_3V#, PROCPWRGD, PMSYNCH, PECI
- Standard Input from processor: THRMTRIP#

Most PCH outputs to the processor use standard buffers. The PCH has separate V\_CPU\_IO signals that are pulled up at the system level to the processor voltage, and thus determines VOH for the outputs to the processor.

The following Processor interface legacy pins were removed from the PCH:

- IGNNE#, STPCLK#, DPSLP#, are DPRSLPVR are no longer required on PCH based systems.
- A20M#, SMI#, NMI, INIT#, INTR, FERR#: Functionality has been replaced by inband Virtual Legacy Wire (VLW) messages. See Section 5.12.3.

# 5.12.1 Processor Interface Signals and VLW Messages

This section describes each of the signals that interface between the PCH and the processor(s). Note that the behavior of some signals may vary during processor reset, as the signals are used for frequency strapping.

## 5.12.1.1 A20M# (Mask A20) / A20GATE

The A20M# VLW message is asserted when both of the following conditions are true:

- The ALT\_A20\_GATE bit (Bit 1 of PORT92 register) is a 0
- The A20GATE input signal is a 0

The A20GATE input signal is expected to be generated by the external microcontroller (KBC).



# 5.12.1.2 INIT (Initialization)

The INIT# VLW Message is asserted based on any one of several events described in Table 5-20. When any of these events occur, INIT# is asserted for 16 PCI clocks, then driven high.

Note:

INIT3\_3V# is functionally identical to INIT# VLW but it is a physical signal at 3.3 V on desktop SKUs only.

#### Table 5-20. INIT# Going Active

Cause of INIT3_3V# Going Active	Comment
Shutdown special cycle from processor observed on PCH-Processor interconnect.	INIT assertion based on value of Shutdown Policy Select register (SPS)
PORT92 write, where INIT_NOW (bit 0) transitions from a 0 to a 1.	
PORTCF9 write, where SYS_RST (bit 1) was a 0 and RST_CPU (bit 2) transitions from 0 to 1.	
RCIN# input signal goes low. RCIN# is expected to be driven by the external microcontroller (KBC).	0 to 1 transition on RCIN# must occur before the PCH will arm INIT3_3V# to be generated again.  NOTE: RCIN# signal is expected to be low during S3, S4, and S5 states.  Transition on the RCIN# signal in those states (or the transition to those states) may not necessarily cause the INIT3_3V# signal to be generated to the processor.
CPU BIST	To enter BIST, software sets CPU_BIST_EN bit and then does a full processor reset using the CF9 register.

# 5.12.1.3 FERR# (Numeric Coprocessor Error)

The PCH supports the coprocessor error function with the FERR# message. The function is enabled using the COPROC\_ERR\_EN bit. If FERR# is driven active by the processor, IRQ13 goes active (internally). When it detects a write to the COPROC\_ERR register (I/O Register F0h), the PCH negates the internal IRQ13 and IGNNE# will be active. IGNNE# remains active until FERR# is driven inactive. IGNNE# is never driven active unless FERR# is active.

**Note:** IGNNE# (Ignore Numeric Error is now internally generated by the processor.



#### 5.12.1.4 NMI (Non-Maskable Interrupt)

Non-Maskable Interrupts (NMIs) can be generated by several sources, as described in Table 5-21.

#### Table 5-21. NMI Sources

Cause of NMI	Comment
SERR# goes active (either internally, externally using SERR# signal, or using message from processor)	Can instead be routed to generate an SCI, through the NMI2SCI_EN bit (Device 31:Function 0, TCO Base + 08h, bit 11).
IOCHK# goes active using SERIRQ# stream (ISA system Error)	Can instead be routed to generate an SCI, through the NMI2SCI_EN bit (Device 31:Function 0, TCO Base + 08h, bit 11).

#### 5.12.1.5 Processor Power Good (PROCPWRGD)

This signal is connected to the processor's VCCPRWGOOD\_0 and VCCPRWGOOD\_1 input. This signal represents a logical AND of the PCH's PWROK and SYS\_PWROK signals.

### 5.12.2 Dual-Processor Issues

### 5.12.2.1 Usage Differences

In dual-processor designs, some of the processor signals are unused or used differently than for uniprocessor designs.

- A20M#/A20GATE and FERR# are generally not used, but still supported.
- I/O APIC and SMI# are assumed to be used.

# 5.12.3 Virtual Legacy Wire (VLW) Messages

The PCH supports VLW messages as alternative method of conveying the status of the following legacy sideband interface signals to the processor:

• A20M#, INTR, SMI#, INIT#, NMI

Note:

IGNNE# VLW message is not required to be generated by the PCH as it is internally emulated by the Processor.

VLW are inbound messages to the processor. They are communicated using Vendor Defined Message over the DMI link.

Legacy processor signals can only be delivered using VLW in the PCH. Delivery of legacy processor signals (A20M#, INTR, SMI#, INIT# or NMI) using I/O APIC controller is not supported.



# 5.13 Power Management (D31:F0)

### 5.13.1 Features

- Support for Advanced Configuration and Power Interface, Version 3.0b (ACPI) providing power and thermal management
  - ACPI 24-Bit Timer SCI and SMI# Generation
- PCI PME# signal for Wake Up from Low-Power states
- System Sleep State Control
  - ACPI S3 state—Suspend to RAM (STR)
  - ACPI S4 state—Suspend-to-Disk (STD)
  - ACPI G2/S5 state—Soft Off (SOFF)
  - Power Failure Detection and Recovery
- Management Engine Power Management Support
  - Wake events from the Management Engine (enabled from all S-States including Catastrophic S5 conditions)

# 5.13.2 PCH and System Power States

Table 5-22 shows the power states defined for PCH-based platforms. The state names generally match the corresponding ACPI states.

# Table 5-22. General Power States for Systems Using the PCH

State/ Substates	Legacy Name / Description
G0/S0/C0	<b>Full On:</b> Processor operating. Individual devices may be shut down or be placed into lower power states to save power.
G0/S0/Cx	<b>Cx State</b> : Cx states are processor power states within the S0 system state that provide for various levels of power savings. The processor initiates C-state entry and exit while interacting with the PCH. The PCH will base its behavior on the processor state.
G1/S1	<b>S1</b> : The PCH provides the S1 messages and the S0 messages on a wake event. It is preferred for systems to use C-states than S1.
G1/S3	<b>Suspend-To-RAM (STR):</b> The system context is maintained in system DRAM, but power is shut off to non-critical circuits. Memory is retained and refreshes continue. All external clocks stop except RTC.
G1/S4	Suspend-To-Disk (STD): The context of the system is maintained on the disk. All power is then shut off to the system except for the logic required to resume.
G2/S5	<b>Soft Off (SOFF)</b> : System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.
G3	Mechanical OFF (MOFF): System context not maintained. All power is shut off except for the RTC. No "Wake" events are possible. This state occurs if the user removes the main system batteries in a mobile system, turns off a mechanical switch, or if the system power supply is at a level that is insufficient to power the "waking" logic. When system power returns, transition will depend on the state just prior to the entry to G3 and the AFTERG3 bit in the GEN_PMCON3 register (D31:F0, offset A4). See Table 5-29 for more details.



Table 5-23 shows the transitions rules among the various states. Note that transitions among the various states may appear to temporarily transition through intermediate states. For example, in going from S0 to S3, it may appear to pass through the G1/S1 states. These intermediate transitions and states are not listed in the table.

### Table 5-23. State Transition Rules for the PCH

Present State	Transition Trigger	Next State		
G0/S0/C0	DMI	• G0/S0/Cx • G1/Sx ro Æ/S5 tate • G2/S5 • G3		
G0/S0/Cx	DMI	• G0/S0/C0 • S5 • G3		
G1/S1, G1/S3, or G1/S4	<ul><li>Any Enabled Wake Event</li><li>Power Button Override</li><li>Mechanical Off/Power Failure</li></ul>	<ul><li>G0/S0/C0 (See Note 2)</li><li>G2/S5</li><li>G3</li></ul>		
G2/S5	Any Enabled Wake Event     Mechanical Off/Power Failure	• G0/S0/C0 (See Note 2) • G3		
G3	Power Returns	Optional to go to S0/C0 (reboot) or G2/ S5 (stay off until power button pressed or other wake event). (See Notes 1 and 2)		

#### NOTES:

- 1. Some wake events can be preserved through power failure.
- 2. Transitions from the S1–S5 or G3 states to the S0 state are deferred until BATLOW# is inactive in mobile configurations.



# 5.13.3 System Power Planes

The system has several independent power planes, as described in Table 5-24. Note that when a particular power plane is shut off, it should go to a 0 V level.

#### Table 5-24. System Power Plane

Plane	Controlled By	Description	
CPU	SLP_S3# signal	The SLP_S3# signal can be used to cut the power to the processor completely.	
MAIN	SLP_S3# signal	When SLP_S3# goes active, power can be shut off to any circuit not required to wake the system from the S3 state. Since the S3 state requires that the memory context be preserved, power must be retained to the main memory.  The processor, devices on the PCI bus, LPC I/F, and graphics will typically be shut off when the Main power plane is off, although there may be small subsections powered.	
MEMORY	SLP_S4# signal SLP_S5# signal	When SLP_S4# goes active, power can be shut off to any circuit not required to wake the system from the S4. Since the memory context does not need to be preserved in the S4 state, the power to the memory can also be shut down.  When SLP_S5# goes active, power can be shut off to any circuit not required to wake the system from the S5 state. Since the memory context does not need to be preserved in the S5 state, the power to the memory can also be shut.	
ME	SLP_M#	This pin is asserted when the manageability platform goes to MOff. Depending on the platform, this pin may be used to control the Management Engine power planes, the clock chip power, LAN subsystem power, and the SPI flash power.	
LAN	SLP_LAN#	This signal is asserted in Sx/Moff when both host and Intel <sup>®</sup> ME WOL are not supported. This signal can be use to control power to the Intel 82567 GbE PHY and depending on platform design may also control power to VccME3_3.	
DEVICE[n]	Implementation Specific	Individual subsystems may have their own power plane. For example, GPIO signals may be used to control the power to disk drives, audio amplifiers, or the display screen.	

## 5.13.4 SMI#/SCI Generation

Upon any enabled SMI event taking place while the End of SMI (EOS) bit isset, the PCH will clear the EOS bit and assert SMI to the processor, which will cause it to enter SMM space. SMI assertion is performed using a Virtual Legacy Wire (VLW) message. Prior system generations (those based upon legacy processors) used an actual SMI# pin.

Once the SMI VLW has been delivered, the PCH takes no action on behalf of active SMI events until Host software sets the End of SMI (EOS) bit. At that point, if any SMI events are still active, the PCH will send another SMI VLW message.

The SCI is a level-mode interrupt that is typically handled by an ACPI-aware operating system. In non-APIC systems (which is the default), the SCI IRQ is routed to one of the 8259 interrupts (IRQ 9, 10, or 11). The 8259 interrupt controller must be programmed to level mode for that interrupt.



In systems using the APIC, the SCI can be routed to interrupts 9, 10, 11, 20, 21, 22, or 23. The interrupt polarity changes depending on whether it is on an interrupt shareable with a PIRQ or not (see Section 13.1.3). The interrupt remains asserted until all SCI sources are removed.

Table 5-25 shows which events can cause an SMI and SCI. Note that some events can be programmed to cause either an SMI or SCI. The usage of the event for SCI (instead of SMI) is typically associated with an ACPI-based system. Each SMI or SCI source has a corresponding enable and status bit.

Table 5-25. Causes of SMI and SCI (Sheet 1 of 2)

Cause	SCI	SMI	Additional Enables	Where Reported
PME#	Yes	Yes	PME_EN=1	PME_STS
PME_B0 (Internal, Bus 0, PME- Capable Agents)	Yes	Yes	PME_B0_EN=1	PME_B0_STS
PCI Express* PME Messages	Yes	Yes	PCI_EXP_EN=1 (Not enabled for SMI)	PCI_EXP_STS
PCI Express Hot Plug Message	Yes	Yes	HOT_PLUG_EN=1 (Not enabled for SMI)	HOT_PLUG_STS
Power Button Press	Yes	Yes	PWRBTN_EN=1	PWRBTN_STS
Power Button Override (Note 7)	Yes	No	None	PRBTNOR_STS
RTC Alarm	Yes	Yes	RTC_EN=1	RTC_STS
Ring Indicate	Yes	Yes	RI_EN=1	RI_STS
USB#1 wakes	Yes	Yes	USB1_EN=1	USB1_STS
USB#2 wakes	Yes	Yes	USB2_EN=1	USB2_STS
USB#3 wakes	Yes	Yes	USB3_EN=1	USB3_STS
USB#4 wakes	Yes	Yes	USB4_EN=1	USB4_STS
USB#5 wakes	Yes	Yes	USB5_EN=1	USB5_STS
USB#6 wakes	Yes	Yes	USB6_EN=1	USB6_STS
USB#7 wakes	Yes	Yes	USB7_EN=1	USB7_STS
ACPI Timer overflow (2.34 sec.)	Yes	Yes	TMROF_EN=1	TMROF_STS
Any GPI[15:0]	Yes	Yes	GPI[x]_Route=10; GPI[x]_EN=1 (SCI) GPI[x]_Route=01; ALT_GPI_SMI[x]_EN=1 (SMI)	GPI[x]_STS ALT_GPI_SMI[x]_STS
GPIO[27]	Yes	Yes	GP27_EN=1	GP27_STS
TCO SCI Logic	Yes	No	TCOSCI_EN=1	TCOSCI_STS
TCO SCI message from CPU	Yes	No	none	CPUSCI_STS
TCO SMI Logic	No	Yes	TCO_EN=1	TCO_STS
TCO SMI—Year 2000 Rollover	No	Yes	none	NEWCENTURY_STS
TCO SMI—TCO TIMEROUT	No	Yes	none	TIMEOUT
TCO SMI—OS writes to TCO_DAT_IN register	No	Yes	none	OS_TCO_SMI
TCO SMI—Message from CPU	No	Yes	none	CPUSMI_STS
TCO SMI—NMI occurred (and NMIs mapped to SMI)	No	Yes	NMI2SMI_EN=1	NMI2SMI_STS
TCO SMI—INTRUDER# signal goes active	No	Yes	INTRD_SEL=10	INTRD_DET



Table 5-25. Causes of SMI and SCI (Sheet 2 of 2)

Cause	SCI	SMI	Additional Enables	Where Reported
TCO SMI—Change of the BIOSWE (D31:F0:DCh, bit 0) bit from 0 to 1	No	Yes	BLE=1	BIOSWR_STS
TCO SMI—Write attempted to BIOS	No	Yes	BIOSWE=1	BIOSWR_STS
BIOS_RLS written to	Yes	No	GBL_EN=1	GBL_STS
GBL_RLS written to	No	Yes	BIOS_EN=1	BIOS_STS
Write to B2h register	No	Yes	APMC_EN = 1	APM_STS
Periodic timer expires	No	Yes	PERIODIC_EN=1	PERIODIC_STS
64 ms timer expires	No	Yes	SWSMI_TMR_EN=1	SWSMI_TMR_STS
Enhanced USB Legacy Support Event	No	Yes	LEGACY_USB2_EN = 1	LEGACY_USB2_STS
Enhanced USB Intel Specific Event	· INO IYAS IINIFI		INTEL_USB2_EN = 1	INTEL_USB2_STS
Serial IRQ SMI reported	No	Yes	none	SERIRQ_SMI_STS
Device monitors match address in its range	No	Yes	none	DEVTRAP_STS
SMBus Host Controller	No	Yes	SMB_SMI_EN Host Controller Enabled	SMBus host status reg.
SMBus Slave SMI message	No	Yes	none	SMBUS_SMI_STS
SMBus SMBALERT# signal active	No	Yes	none	SMBUS_SMI_STS
SMBus Host Notify message received	No	Yes	HOST_NOTIFY_INTREN	SMBUS_SMI_STS HOST_NOTIFY_STS
(Mobile Only) BATLOW# assertion	Yes	Yes	BATLOW_EN=1	BATLOW_STS
Access microcontroller 62h/66h	No	Yes	MCSMI_EN	MCSMI_STS
SLP_EN bit written to 1	No	Yes	SMI_ON_SLP_EN=1	SMI_ON_SLP_EN_STS
SPI Command Completed	No	Yes	None	SPI_SMI_STS
Software Generated GPE	Yes	Yes	SWGPE=1	SWGPE_STS
USB Per-Port Registers Write Enable bit changes to 1	No	Yes	USB2_EN=1, Write_Enable_SMI_Enable=1	USB2_STS, Write Enable Status
GPIO Lockdown Enable bit changes from '1' to '0'	No	Yes	GPIO_UNLOCK_SMI_EN=1	GPIO_UNLOCK_SMI_STS

#### NOTES:

- SCI EN must be 1 to enable SCI, except for BIOS RLS. SCI EN must be 0 to enable SMI.
- 2. SCI can be routed to cause interrupt 9:11 or 20:23 (20:23 only available in APIC mode).
- 3. GBL\_SMI\_EN must be 1 to enable SMI.
- 4. EOS must be written to 1 to re-enable SMI for the next 1.
- 5. The PCH must have SMI fully enabled when the PCH is also enabled to trap cycles. If SMI is not enabled in conjunction with the trap enabling, then hardware behavior is undefined.
- 6. Only GPI[15:0] may generate an SMI or SCI.
- 7. When a power button override first occurs, the system will transition immediately to S5. The SCI will only occur after the next wake to S0 if the residual status bit (PRBTNOR\_STS) is not cleared prior to setting SCI EN.
- 8. GBL\_STS being set will cause an SCI, even if the SCI\_EN bit is not set. Software must take great care not to set the BIOS\_RLS bit (which causes GBL\_STS to be set) if the SCI handler is not in place.



# 5.13.4.1 PCI Express\* SCI

PCI Express ports and the processor (using DMI) have the ability to cause PME using messages. When a PME message is received, the PCH will set the PCI\_EXP\_STS bit. If the PCI\_EXP\_EN bit is also set, the PCH can cause an SCI using the GPE1\_STS register.

# 5.13.4.2 PCI Express\* Hot-Plug

PCI Express has a Hot-Plug mechanism and is capable of generating a SCI using the GPE1 register. It is also capable of generating an SMI. However, it is not capable of generating a wake event.

#### 5.13.5 **C-States**

PCH-based systems implement C-states by having the processor control the states. The chipset exchanges messages with the processor as part of the C-state flow, but the chipset no longer directly controls any of the processor impacts of C-states, such as voltage levels or processor clocking. In addition to the new messages, the PCH also provides additional information to the processor using a sideband pin (PM\_SYNC). All of the legacy C-state related pins (STPCLK#, STP\_CPU#, DPRSLP#, DPRSLPVR#, etc.) do not exist on the PCH.

# 5.13.6 Dynamic PCI Clock Control (Mobile Only)

The PCI clock can be dynamically controlled independent of any other low-power state. This control is accomplished using the CLKRUN# protocol as described in the PCI Mobile Design Guide, and is transparent to software.

The Dynamic PCI Clock control is handled using the following signals:

- CLKRUN#: Used by PCI and LPC peripherals to request the system PCI clock to run
- STP\_PCI#: Used to stop the system PCI clock

Note: The 33 MHz clock to the PCH is "free-running" and is not affected by the STP\_PCI#

signal.

**Note:** STP\_PCI# is only used if PCI/LPC clocks are distributed from clock synthesizer rather

than PCH.



#### 5.13.6.1 Conditions for Checking the PCI Clock

When there is a lack of PCI activity the PCH has the capability to stop the PCI clocks to conserve power. "PCI activity" is defined as any activity that would require the PCI clock to be running.

Any of the following conditions will indicate that it is **not okay** to stop the PCI clock:

- Cycles no le In to LPC
- Cycles of any internal device that would need to go on the PCI bus
- · SERIRQ activity

#### **Behavioral Description**

 When there is a lack of activity (as defined above) for 29 PCI clocks, the PCH deasserts (drive high) CLKRUN# for 1 clock and then tri-states the signal.

#### 5.13.6.2 Conditions for Maintaining the PCI Clock

PCI masters or LPC devices that wish to maintain the PCI clock running will observe the CLKRUN# signal de-asserted, and then must re-assert if (drive it low) within 3 clocks.

- When the PCH has tri-stated the CLKRUN# signal after de-asserting it, the PCH then checks to see if the signal has been re-asserted (externally).
- After observing the CLKRUN# signal asserted for 1 clock, the PCH again starts asserting the signal.
- If an internal device needs the PCI bus, the PCH asserts the CLKRUN# signal.

#### 5.13.6.3 Conditions for Stopping the PCI Clock

- If no device re-asserts CLKRUN# once it has been de-asserted for at least 6 clocks, the PCH stops the PCI clock by asserting the STP\_PCI# signal to the clock synthesizer.
- For case when PCH distribute PCI clock, PCH stop PCI clocks without the involvement of STP\_PCI#.

#### 5.13.6.4 Conditions for Re-Starting the PCI Clock

- A peripheral asserts CLKRUN# to indicate that it needs the PCI clock re-started.
- When the PCH observes the CLKRUN# signal asserted for 1 (free running) clock, the PCH de-asserts the STP\_PCI# signal to the clock synthesizer within 4 (free running) clocks.
- Observing the CLKRUN# signal asserted externally for 1 (free running) clock, the PCH again starts driving CLKRUN# asserted.

If an internal source requests the clock to be re-started, the PCH re-asserts CLKRUN#, and simultaneously de-asserts the STP\_PCI# signal. For case when PCH distribute PCI clock, PCH start PCI clocks without the involvement of STP\_PCI#.



#### 5.13.6.5 LPC Devices and CLKRUN#

If an LPC device (of any type) needs the 33 MHz PCI clock, such as for LPC DMA or LPC serial interrupt, then it can assert CLKRUN#. Note that LPC devices running DMA or bus master cycles will not need to assert CLKRUN#, since the PCH asserts it on their behalf.

The LDRQ# inputs are ignored by the PCH when the PCI clock is stopped to the LPC devices to avoid misinterpreting the request. The PCH assumes that only one more rising PCI clock edge occurs at the LPC device after the assertion of STP\_PCI#. Upon de-assertion of STP\_PCI#, the PCH assumes that the LPC device receives its first clock rising edge corresponding to the PCH's second PCI clock rising edge after the deassertion.

# 5.13.7 Sleep States

#### 5.13.7.1 Sleep State Overview

The PCH directly supports different sleep states (S1–S5), which are entered by methods such as setting the SLP\_EN bit or due to a Power Button press. The entry to the Sleep states is based on several assumptions:

• The G3 state cannot be entered using any software mechanism. The G3 state indicates a complete loss of power.

# 5.13.7.2 Initiating Sleep State

Sleep states (S1-S5) are initiated by:

- Masking interrupts, turning off all bus master enable bits, setting the desired type in the SLP\_TYP field, and then setting the SLP\_EN bit. The hardware then attempts to gracefully put the system into the corresponding Sleep state.
- Pressing the PWRBTN# Signal for more than 4 seconds to cause a Power Button Override event. In this case the transition to the S5 state is less graceful, since there are no dependencies on DMI messages from the processor or on clocks other than the RTC clock.
- Assertion of the THRMTRIP# signal will cause a transition to the S5 state. This can occur when system is in S0 or S1 state.
- Shutdown by integrated manageability functions (ASF/Intel<sup>®</sup> AMT)
- · Internal watchdog timer timeout events

#### Table 5-26. Sleep Types

Sleep Type	Comment
S1	System lowers the processor's power consumption. No snooping is possible in this state.
S3	The PCH asserts SLP_S3#. The SLP_S3# signal controls the power to non-critical circuits. Power is only retained to devices needed to wake from this sleeping state, as well as to the memory.
S4	The PCH asserts SLP_S3# and SLP_S4#. The SLP_S4# signal shuts off the power to the memory subsystem. Only devices needed to wake from this state should be powered.
S5	The PCH asserts SLP_S3#, SLP_S4# and SLP_S5#.



# 5.13.7.3 Exiting Sleep States

Sleep states (S1–S5) are exited based on Wake events. The Wake events forces the system to a full on state (S0), although some non-critical subsystems might still be shut off and have to be brought back manually. For example, the hard disk may be shut off during a sleep state and have to be enabled using a GPIO pin before it can be used.

Upon exit from the PCH-controlled Sleep states, the WAK\_STS bit is set. The possible causes of Wake Events (and their restrictions) are shown in Table 5-27.

Note:

(Mobile Only) If the BATLOW# signal is asserted, the PCH does not attempt to wake from an S1–S5 state, even if the power button is pressed. This prevents the system from waking when the battery power is insufficient to wake the system. Wake events that occur while BATLOW# is asserted are latched by the PCH, and the system wakes after BATLOW# is de-asserted.

Table 5-27. Causes of Wake Events (Sheet 1 of 2)

States Can Wake From	How Enabled
S1-S5 (Note 1)	Set RTC_EN bit in PM1_EN register
S1-S5	Always enabled as Wake event. (Note 2).
S1-S5 (Note 1)	GPE0_EN register  NOTE: GPIs that are in the core well are not capable of waking the system from sleep states when the core well is not powered.
S1-S5	Set GP27_EN in GPE0_EN Register
S1-S4	Set USB1_EN, USB 2_EN, USB3_EN, USB4_EN, USB5_EN, and USB6_EN, USB9_EN bits in GPE0_EN register
S1-S5	Will use PME#. Wake enable set with LAN logic.
S1-S5 (Note 1)	Set RI_EN bit in GPE0_EN register
S1-S5	Event sets PME_B0_STS bit; PM_B0_EN must be enabled. Can not wake from S5 state if it was entered due to power failure or power button override.
S1-S5 (Note 1)	PME_B0_EN bit in GPE0_EN register
S1-S5	Set PME_EN bit in GPE0_EN register.
S1-S5	PCI_EXP_WAKE bit (Note 3)
S1	Set PME_EN bit in GPE0_EN register. (Note 4)
S1	Must use the PCI Express* WAKE# pin rather than messages for wake from S3,S4, or S5.
S1-S5	Always enabled as Wake event
S1-S5	Wake/SMI# command always enabled as a Wake event.  NOTE: SMBus Slave Message can wake the system from S1-S5, as well as from S5 due to Power Button Override. (Note 2).
S1-S5	HOST_NOTIFY_WKEN bit SMBus Slave Command register. Reported in the SMB_WAK_STS bit in the GPEO_STS register.
	\$1-S5 (Note 1) \$1-S5 \$1-S5 (Note 1) \$1-S5 \$1-S5 \$1-S4 \$1-S5 \$1-S5 \$1-S5 (Note 1) \$1-S5



## Table 5-27. Causes of Wake Events (Sheet 2 of 2)

Cause States Can Wake From		How Enabled
Intel <sup>®</sup> ME Non- Maskable Wake	S1-S5	Always enabled as a wake event. (Note 2).
Integrated WOL Enable Override S1-S5		WOL Enable Override bit (in Configuration Space). (Note 2)

#### NOTES:

- 1. This is a wake event from S5 only if the sleep state was entered by setting the SLP\_EN and SLP\_TYP bits using software, or if there is a power failure.
- 2. If in the S5 state due to a power button override or THRMTRIP#, the possible wake events are due to Power Button, Wake SMBus Slave Message (01h), the ME-Initiated non-maskable Wake, the Integrated WOL Enable Override, Hard Reset Without Cycling (See Command Type 3 in Table 5-45), Hard Reset System (See Command Type 4 in Table 5-45).
- 3. When the WAKE# pin is active and the PCI Express device is enabled to wake the system, the PCH will wake the platform.
- 4. SATA can only trigger a wake event in S1, but if PME is asserted prior to S3/S4/S5 entry and software does not clear the PME\_B0\_STS, a wake event would still result.

It is important to understand that the various GPIs have different levels of functionality when used as wake events. The GPIs that reside in the core power well can only generate wake events from sleep states where the core well is powered. Also, only certain GPIs are "ACPI Compliant," meaning that their Status and Enable bits reside in ACPI I/O space. Table 5-28 summarizes the use of GPIs as wake events.

#### Table 5-28. GPI Wake Events

GPI	Power Well	Wake From	Notes
GPI[7:0]	Core	S1	ACPI Compliant
GPI[15:8] Suspend		S1-S5	ACPI Compliant

The latency to exit the various Sleep states varies greatly and is heavily dependent on power supply design, so much so that the exit latencies due to the PCH are insignificant.

#### 5.13.7.4 PCI Express\* WAKE# Signal and PME Event Message

PCI Express ports can wake the platform from any sleep state (S1, S3, S4, or S5) using the WAKE# pin. WAKE# is treated as a wake event, but does not cause any bits to go active in the GPE\_STS register.

PCI Express ports and the processor (using DMI) have the ability to cause PME using messages. When a PME message is received, the PCH will set the PCI\_EXP\_STS bit.



#### 5.13.7.5 Sx-G3-Sx, Handling Power Failures

Depending on when the power failure occurs and how the system is designed, different transitions could occur due to a power failure.

The AFTER\_G3 bit provides the ability to program whether or not the system should boot once power returns after a power loss event. If the policy is to not boot, the system remains in an S5 state (unless previously in S4). There are only three possible events that will wake the system after a power failure.

- PWRBTN#: PWRBTN# is always enabled as a wake event. When RSMRST# is low (G3 state), the PWRBTN\_STS bit is reset. When the PCH exits G3 after power returns (RSMRST# goes high), the PWRBTN# signal is already high (because V<sub>CC</sub>standby goes high before RSMRST# goes high) and the PWRBTN STS bit is 0.
- 2. RI#: RI# does not have an internal pull-up. Therefore, if this signal is erabled as a wake event, it is important to keep this signal powered during the power loss event. If this signal goes low (active), when power returns the RI\_STS bit is set and the system interprets that as a wake event.
- 3. **RTC Alarm**: The RTC\_EN bit is in the RTC well and is preserved after a power loss. Like PWRBTN\_STS the RTC\_STS bit is cleared when RSMRST# goes low.

The PCH monitors both PCH PWROK and RSMRST# to detect for power failures. If PCH PWROK goes low, the PWROK FLR bit is set. If RSMRST# goes low, PWR FLR is set.

**Note:** Although PME\_EN is in the RTC well, this signal cannot wake the system after a power loss. PME\_EN is cleared by RTCRST#, and PME\_STS is cleared by RSMRST#.

Table 5-29. Transitions Due to Power Failure

State at Power Failure	AFTERG3_EN bit	Transition When Power Returns
S0, S1, S3	1 0	S5 S0
S4	1 0	S4 S0
S5	1 0	S5 S0

# 5.13.8 Event Input Signals and Their Usage

The PCH has various input signals that trigger specific events. This section describes those signals and how they should be used.

# 5.13.8.1 PWRBTN# (Power Button)

The PCH PWRBTN# signal operates as a "Fixed Power Button" as described in the Advanced Configuration and Power Interface, Version 2.0b. PWRBTN# signal has a 16 ms de-bounce on the input. The state transition descriptions are included in Table 5-30. Note that the transitions start as soon as the PWRBTN# is pressed (but after the debounce logic), and does not depend on when the Power Button is released.

During the time that the SLP\_S4# signal is stretched for the minimum assertion width (if enabled), the Power Button is not a wake event. See Power Button Override Function section below for further detail.

Datasheet 175

Note:



Table 5-30. Transitions Due to Power Button

Present State	Event	Transition/Action	Comment
S0/Cx	PWRBTN# goes low	SMI or SCI generated (depending on SCI_EN, PWRBTN_EN and GLB_SMI_EN)	Software typically initiates a Sleep state
S1-S5	PWRBTN# goes low	Wake Event. Transitions to S0 state	Standard wakeup
G3	PWRBTN# pressed	None	No effect since no power Not latched nor detected
S0-S4	PWRBTN# held low for at least 4 consecutive seconds	Unconditional transition to S5 state	No dependence on processor (DMI Messages) or any other subsystem

#### **Power Button Override Function**

If PWRBTN# is observed active for at least four consecutive seconds, the state machine should unconditionally transition to the G2/S5 state, regardless of present state (S0–S4), even if the PCH PWROK is not active.In this case, the transition to the G2/S5 state should not depend on any particular response from the processor (such as, a DMI Messages), nor any similar dependency from any other subsystem.

The PWRBTN# status is readable to check if the button is currently being pressed or has been released. The status is taken after the de-bounce, and is readable using the PWRBTN\_LVL bit.

Note:

The 4-second PWRBTN# assertion should only be used if a system lock-up has occurred. The 4-second timer starts counting when the PCH is in a S0 state. If the PWRBTN# signal is asserted and held active when the system is in a suspend state (S1–S5), the assertion causes a wake event. Once the system has resumed to the S0 state, the 4-second timer starts.

Note:

During the time that the SLP\_S4# signal is stretched for the minimum assertion width (if enabled by D31:F0:A4h bit 3), the Power Button is not a wake event. As a result, it is conceivable that the user will press and continue to hold the lower Button waiting for the system to awake. Since a 4-second press of the Power Button is already defined as an Unconditional Power down, the power button timer will be forced to inactive while the power-cycle timer is in progress. Once the power-cycle timer has expired, the Power Button awakes the system. Once the minimum SLP\_S4# power cycle expires, the Power Button must be pressed for another 4 to 5 seconds to create the Override condition to S5.

## Sleep Button

The Advanced Configuration and Power Interface, Version 2.0b defines an optional Sleep button. It differs from the power button in that it only is a request to go from S0 to S1–S4 (not S5). Also, in an S5 state, the Power Button can wake the system, but the Sleep Button cannot.

Although the PCH does not include a specific signal designated as a Sleep Button, one of the GPIO signals can be used to create a "Control Method" Sleep Button. See the Advanced Configuration and Power Interface, Version 2.0b for implementation details.



# 5.13.8.2 RI# (Ring Indicator)

The Ring Indicator can cause a wake event (if enabled) from the S1-S5 states. Table 5-31 shows when the wake event is generated or ignored in different states. If in the G0/S0/Cx states, the PCH generates an interrupt based on RI# active, and the interrupt will be set up as a Break event.

#### Table 5-31. Transitions Due to RI# Signal

Present State	Event	RI_EN	Event
S0	RI# Active	Х	Ignored
S1-S5	RI# Active	0 Ignored	
31-33	KI# ACTIVE	1	Wake Event

**Note:** Filtering/Debounce on RI# will not be done in PCH. Can be in modem or external.

#### 5.13.8.3 PME# (PCI Power Management Event)

The PME# signal comes from a PCI device to request that the system be restarted. The PME# signal can generate an SMI#, SCI, or optionally a Wake event. The event occurs when the PME# signal goes from high to low. No event is caused when it goes from low to high.

There is also an internal PME\_B0 bit. This is separate from the external PME# signal and can cause the same effect.

# 5.13.8.4 SYS\_RESET# Signal

When the SYS\_RESET# pin is detected as active after the 16 ms debounce logic, the PCH attempts to perform a "gaceful" reset, by waiting up to 25 ms for the SMBus to go idle. If the SMBus is idle when the pin is detected active, the reset occurs immediately; otherwise, the counter starts. If at any point during the count the SMBus goes idle the reset occurs. If, however, the counter expires and the SMBus is still active, a reset is forced upon the system even though activity is still occurring.

Once the reset is asserted, it remains asserted for 5 to 6 ms regardless of whether the SYS\_RESET# input remains asserted or not. It cannot occur again until SYS\_RESET# has been detected inactive after the debounce logic, and the system is back to a full S0 state with PLTRST# inactive. Note that if bit 3 of the CF9h I/O register is set then SYS\_RESET# will result in a full power cycle reset.

#### 5.13.8.5 THRMTRIP# Signal

If THRMTRIP# goes active, the processor is indicating an overheat condition, and the PCH immediately transitions to an S5 state, driving SLP\_S3#, SLP\_S4#, SLP\_S5# low, and setting the CTS bit. The transition looks like a power button override.

When a THRMTRIP# event occurs, the PCH will power down immediately without following the normal S0 -> S5 path. The PCH will immediately drive SLP\_S3#, SLP\_S4#, and SLP\_S5# low after sampling THRMTRIP# active.

If the processor is running extremely hot and is heating up, it is possible (although very unlikely) that components around it, such as the PCH, are no longer executing cycles properly. Therefore, if THRMTRIP# goes active, and the PCH is relying on state machine logic to perform the power down, the state machine may not be working, and the system will not power down.



The PCH provides filtering for short low glitches on the THRMTRIP# signal to prevent erroneous system shut downs from noise. Glitches shorter than 25 nsec are ignored.

During boot, THRMTRIP# is ignored until SLP\_S3#, PCH\_PWROK, and PLTRST# are all `1'. During entry into a powered-down state (due to S3, S4, S5 entry, power cycle reset, etc.) THRMTRIP# is ignored until either SLP\_S3# = 0, or PCH PWROK = 0, or SYS\_PWROK = 0.

#### **Note:** A thermal trip event will:

- · Clear the PWRBTN STS bit
- Clear all the GPE0 EN register bits
- Clear the SMB\_WAK\_STS bit only if SMB\_SAK\_STS was set due to SMBus slave receiving message and not set due to SMBAlert

# 5.13.9 ALT Access Mode

Before entering a low power state, several registers from powered down parts may need to be saved. In the majority of cases, this is not an issue, as registers have read and write paths. However, several of the ISA compatible registers are either read only or write only. To get data out of write-only registers, and to restore data into read-only registers, the PCH implements an ALT access mode.

If the ALT access mode is entered and exited after reading the registers of the PCH timer (8254), the timer starts counting faster (13.5 ms). The following steps listed below can cause problems:

- 1. BIOS enters ALT access mode for reading the PCH timer related registers.
- 2. BIOS exits ALT access mode.
- 3. BIOS continues through the execution of other needed steps and passes control to the operating system.

After getting control in step #3, if the operating system does not reprogram the system timer again, the timer ticks may be happening faster than expected. For example Microsoft MS-DOS\* and its associated software assume that the system timer is running at 54.6 ms and as a result the time-outs in the software may be happening faster than expected.

Operating systems (such as, Microsoft Windows\* 98 and Windows\* 2000) reprogram the system timer and therefore do not encounter this problem.

For other operating systems (such as, Microsoft MS-DOS\*) the BIOS should restore the timer back to 54.6 ms before passing control to the operating system. If the BIOS is entering ALT access mode before entering the suspend state it is not necessary to restore the timer contents after the exit from ALT access mode.



# 5.13.9.1 Write Only Registers with Read Paths in ALT Access Mode

The registers described in Table 5-32 have read paths in ALT access mode. The access number field in the table indicates which register will be returned per access to that port.

Table 5-32. Write Only Registers with Read Paths in ALT Access Mode (Sheet 1 of 2)

	Restore Data			Restore Data									
I/O Addr	# of Rds	Access	Data	I/O Addr	# of Rds	Access	Data						
00h	2	DMA Chan 0 base address low byte		1	Timer Counter 0 status, bits [5:0]								
0011	2	2	DMA Chan 0 base address high byte			2	Timer Counter 0 base count low byte						
01h	2	1	DMA Chan 0 base count low byte			3	Timer Counter 0 base count high byte						
0111	2	2	DMA Chan 0 base count high byte	40h	i0h 7	10h 7	4	Timer Counter 1 base count low byte					
02h	2	1	DMA Chan 1 base address low byte				5	Timer Counter 1 base count high byte					
0211	2	2	DMA Chan 1 base address high byte										
03h	2	1	DMA Chan 1 base count low byte			7	Timer Counter 2 base count high byte						
0311	0311 2	2	DMA Chan 1 base count high byte	41h	1		Timer Counter 1 status, bits [5:0]						
04h	04h 2	1	DMA Chan 2 base address low byte	42h	1		Timer Counter 2 status, bits [5:0]						
0411		2	DMA Chan 2 base address high byte	70h	1		Bit 7 = NMI Enable, Bits [6:0] = RTC Address						
05h	2	1	DMA Chan 2 base count low byte	C4h	2	1	DMA Chan 5 base address low byte						
0311	2	2	DMA Chan 2 base count high byte	CTII	2	2	DMA Chan 5 base address high byte						
06h	2	1	DMA Chan 3 base address low byte	C6h	2	1	DMA Chan 5 base count low byte						
0011	U6N 2	2	DMA Chan 3 base address high byte	Con		2	DMA Chan 5 base count high byte						
07h	2	1	DMA Chan 3 base count low byte	C8h	2	1	DMA Chan 6 base address low byte						
0711	07h 2	2	DMA Chan 3 base count high byte			2	DMA Chan 6 base address high byte						



Table 5-32. Write Only Registers with Read Paths in ALT Access Mode (Sheet 2 of 2)

Restore Data				Restore Data			
I/O Addr	# of Rds	Access	Data	I/O Addr	# of Rds	Access	Data
08h	6	1	DMA Chan 0–3 Command <sup>2</sup>	CAh	2	1	DMA Chan 6 base count low byte
		2	DMA Chan 0-3 Request			2	DMA Chan 6 base count high byte
		3	DMA Chan 0 Mode: Bits(1:0) = 00	CCh	2	1	DMA Chan 7 base address low byte
		4	DMA Chan 1 Mode: Bits(1:0) = 01			2	DMA Chan 7 base address high byte
		5	DMA Chan 2 Mode: Bits(1:0) = 10	CEh	2	1	DMA Chan 7 base count low byte
		6	DMA Chan 3 Mode: Bits(1:0) = 11.			2	DMA Chan 7 base count high byte
20h	12	1	PIC ICW2 of Master controller	D0h	6	1	DMA Chan 4–7 Command <sup>2</sup>
		2	PIC ICW3 of Master controller			2	DMA Chan 4–7 Request
		3	PIC ICW4 of Master controller			3	DMA Chan 4 Mode: Bits(1:0) = 00
		4	PIC OCW1 of Master controller <sup>1</sup>			4	DMA Chan 5 Mode: Bits(1:0) = 01
		5	PIC OCW2 of Master controller			5	DMA Chan 6 Mode: Bits(1:0) = 10
		6	PIC OCW3 of Master controller			6	DMA Chan 7 Mode: Bits(1:0) = 11.
		7	PIC ICW2 of Slave controller		•		
		8	PIC ICW3 of Slave controller				
		9	PIC ICW4 of Slave controller				
		10	PIC OCW1 of Slave controller <sup>1</sup>				
		11	PIC OCW2 of Slave controller				
		12	PIC OCW3 of Slave controller				

#### NOTES:

- 1. The OCW1 register must be read before entering ALT access mode.
- 2. Bits 5, 3, 1, and 0 return 0.



#### 5.13.9.2 PIC Reserved Bits

Many bits within the PIC are reserved, and must have certain values written for the PIC to operate properly. Therefore, there is no need to return these values in ALT access mode. When reading PIC registers from 20h and A0h, the reserved bits shall return the values listed in Table 5-33.

#### Table 5-33. PIC Reserved Bits Return Values

PIC Reserved Bits	Value Returned
ICW2(2:0)	000
ICW4(7:5)	000
ICW4(3:2)	00
ICW4(0)	0
OCW2(4:3)	00
OCW3(7)	0
OCW3(5)	Reflects bit 6
OCW3(4:3)	01

#### 5.13.9.3 Read Only Registers with Write Paths in ALT Access Mode

The registers described in Table 5-34 have write paths to them in ALT access mode. Software restores these values after returning from a powered down state. These registers must be handled special by software. When in normal mode, writing to the base address/count register also writes to the current address/count register. Therefore, the base address/count must be written first, then the part is put into ALT access mode and the current address/count register is written.

#### Table 5-34. Register Write Accesses in ALT Access Mode

I/O Address	Register Write Value	
08h	DMA Status Register for channels 0–3.	
D0h	DMA Status Register for channels 4-7.	

## 5.13.10 System Power Supplies, Planes, and Signals

# 5.13.10.1 Power Plane Control with SLP\_S3#, SLP\_S4#, SLP\_S5#, SLP\_M# and SLP\_LAN#

The SLP\_S3# output signal can be used to cut power to the system core supply, since it only goes active for the Suspend-to-RAM state (typically mapped to ACPI S3). Power must be maintained to the PCH suspend well, and to any other circuits that need to generate Wake signals from the Suspend-to-RAM state. During S3 (Suspend-to-RAM) all signals attached to powered down plans will be tri-stated or driven low, unless they are pulled using a pull-up resistor.

Cutting power to the core may be done using the power supply, or by external FETs on the motherboard.

The SLP\_S4# or SLP\_S5# output signal can be used to cut power to the system core supply, as well as power to the system memory, since the context of the system is saved on the disk. Cutting power to the memory may be done using the power supply, or by external FETs on the motherboard.



The SLP\_S4# output signal is used to remove power to additional subsystems that are powered during SLP\_S3#.

SLP\_S5# output signal can be used to cut power to the system core supply, as well as power to the system memory, since the context of the system is saved on the disk. Cutting power to the memory may be done using the power supply, or by external FETs on the motherboard.

SLP\_M# output signal can be used to cut power to the Management Engine, Clock chip and SPI flash on a platform that supports  $Intel^{\circledR}$  AMT.

SLP\_LAN# output signal can be used to cut power to the external Intel 82567 GbE PHY device. Depending on platform design SLP\_LAN# may also be used to control power to VccME3\_3 if it is desired to always power the LAN and ME subsystems up and down together.

#### 5.13.10.2 SLP\_S4# and Suspend-To-RAM Sequencing

The system memory suspend voltage regulator is controlled by the Glue logic. The SLP\_S4# signal should be used to remove power to system memory rather than the SLP\_S5# signal. The SLP\_S4# logic in the PCH provides a mechanism to fully cycle the power to the DRAM and/or detect if the power is not cycled for a minimum time.

Note:

To use the minimum DRAM power-down feature that is enabled by the SLP\_S4# Assertion Stretch Enable bit (D31:F0:A4h bit 3), the DRAM power must be controlled by the SLP S4# signal.

#### 5.13.10.3 PWROK Signal

When asserted, PWROK is an indication to the PCH that its core well power rails are powered and stable. PWROK can be driven asynchronously. When PCH PWROK is low, the PCH asynchronously asserts PLTRST#. PWROK must not glitch, even if RSMRST# is low.

It is required that the power associated with PCI/PCIe have been valid for 99 ms prior to PWROK assertion to comply with the 100 ms PCI 2.3 / PCIe 2.0 specification on PLTRST# de-assertion.

Note:

SYS\_RESET# is recommended for implementing the system reset button. This saves external logic that is needed if the PWROK input is used. Additionally, it allows for better handling of the SMBus and processor resets and avoids improperly reporting power failures.

#### 5.13.10.4 BATLOW# (Battery Low) (Mobile Only)

The BATLOW# input can inhibit waking from S3, S4, and S5 states if there is not sufficient power. It also causes an SMI if the system is already in an S0 state.

#### 5.13.11 Clock Generators

The clock generator is expected to provide the frequencies shown in Table 4-1.



# 5.13.12 Legacy Power Management Theory of Operation

Instead of relying on ACPI software, legacy power management uses BIOS and various hardware mechanisms. The scheme relies on the concept of detecting when individual subsystems are idle, detecting when the whole system is idle, and detecting when accesses are attempted to idle subsystems.

However, the operating system is assumed to be at least APM enabled. Without APM calls, there is no quick way to know when the system is idle between keystrokes. The PCH does not support burst modes.

#### 5.13.12.1 APM Power Management (Desktop Only)

The PCH has a timer that, when enabled by the 1MIN\_EN bit in the SMI Control and Enable register, generates an SMI once per minute. The SMI handler can check for system activity by reading the DEVTRAP\_STS register. If none of the system bits are set, the SMI handler can increment a software counter. When the counter reaches a sufficient number of consecutive minutes with no activity, the SMI handler can then put the system into a lower power state.

If there is activity, various bits in the DEVTRAP\_STS register will be set. Software clears the bits by writing a 1 to the bit position.

The DEVTRAP\_STS register allows for monitoring various internal devices, or Super I/O devices (SP, PP, FDC) on LPC or PCI, keyboard controller accesses, or audio functions on LPC or PCI. Other PCI activity can be monitored by checking the PCI interrupts.

## 5.13.12.2 Mobile APM Power Management (Mobile Only)

In mobile systems, there are additional requirements associated with device power management. To handle this, the PCH has specific SMI traps available. The following algorithm is used:

- 1. The periodic SMI timer checks if a device is idle for the require time. If so, it puts the device into a low-power state and sets the associated SMI trap.
- 2. When software (not the SMI handler) attempts to access the device, a trap occurs (the cycle doesn't really go to the device and an SMI is generated).
- 3. The SMI handler turns on the device and turns off the trap.
- The SMI handler exits with an I/O restart. This allows the original software to continue.

#### 5.13.13 Reset Behavior

When a reset is triggered, the PCH will send a warning message to the processor to allow the processor to attempt to complete any outstanding memory cycles and put memory into a safe state before the platform is reset. When the processor is ready, it will send an acknowledge message to the PCH. Once the message is received the PCH asserts PLTRST#.

The PCH does not require an acknowledge message from the processor to trigger PLTRST#. A global reset will occur after 4 seconds if an acknowledge from the processor is not received.

When the PCH causes a reset by asserting PLTRST# its output signals will go to their reset states as defined in Chapter 3.



A reset in which the host platform is reset and PLTRST# is asserted is called a Host Reset or Host Partition Reset. Depending on the trigger a host reset may also result in power cycling see Table 5-35 for details. If a host reset is triggered and the PCH times out before receiving an acknowledge message from the processor a Global Reset with power cycle will occur. A reset in which the host and ME partitions of the platform are reset is called a Global Reset.

Table 5-35 shows the various reset triggers.

Table 5-35. Causes of Host and Global Resets

Trigger  Write of 0Eh to CF9h Register when Global Reset Bit=0b Write of 06h to CF9h Register when Global Reset Bit=0b Write of 06h to CF9h Register when Global Reset Bit=0b Write of 06h to CF9h Register when Global Reset Bit=0b Write of 06h or 0Eh to CF9h Register when Global Reset Bit=1b Write of 06h or 0Eh to CF9h Register when Global Reset Bit=1b SYS_RESET# Asserted and CF9h Bit 3 = 0 Yes No		I	T	I
Write of 06h to CF9h Register when Global Reset Bit=0b Write of 06h or 0Eh to CF9h Register when Global Reset Bit=1b Write of 06h or 0Eh to CF9h Register when Global Reset Bit=1b No	Trigger	without	with Power	with Power
Write of 06h or 0Eh to CF9h Register when Global Reset Bit=1b  SYS_RESET# Asserted and CF9h Bit 3 = 0  Yes No No (Note 1)  SYS_RESET# Asserted and CF9h Bit 3 = 1  No Yes No (Note 1)  SMBus Slave Message received for Reset with Power Cycle  SMBus Slave Message received for Reset without Power Cycle  TCO Watchdog Timer reaches zero two times  Yes No No (Note 1)  Power Failure: PWROK signal or SYS_PWROK signal goes inactive or RSMRST# asserts  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset with power down  PLTRST# Entry Timeout  No No Yes (Note 4)  No No (Note 1)  PROCPWRGD Stuck Low  No No (Note 4)  No Yes (Note 4)  No (Note 1)  PROCPWRGD Stuck Low  No No Yes (Note 4)  No (Note 1)  Perport Assert and CF9h Register when Global Reset No No No (Note 1)  Perport Management Engine Watchdog Timer  No Yes (Note 4)  No (Note 1)  PROCPWRGD Stuck Low	Write of 0Eh to CF9h Register when Global Reset Bit=0b	No	Yes	No (Note 1)
Bit=1b  SYS_RESET# Asserted and CF9h Bit 3 = 0  SYS_RESET# Asserted and CF9h Bit 3 = 1  SYS_RESET# Asserted and CF9h Bit 3 = 1  No  Yes  No (Note 1)  SMBus Slave Message received for Reset with Power Cycle  SMBus Slave Message received for Reset without Power Cycle  TCO Watchdog Timer reaches zero two times  Yes  No  No (Note 1)  Power Failure: PWROK signal or SYS_PWROK signal goes inactive or RSMRST# asserts  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Intel® Management Engine Triggered Host Reset with yower cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset with power cycle  Intel® Management Engine Triggered Global Reset with power down  PLTRST# Entry Timeout  No  No  No  No  No  No  No  No  No  N	Write of 06h to CF9h Register when Global Reset Bit=0b	Yes	No	No (Note 1)
SYS_RESET# Asserted and CF9h Bit 3 = 1  SMBus Slave Message received for Reset with Power Cycle  SMBus Slave Message received for Reset without Power Cycle  SMBus Slave Message received for Reset without Power Cycle  SMBus Slave Message received for Reset without Power Cycle  TCO Watchdog Timer reaches zero two times  Yes  No  No (Note 1)  Power Failure: PWROK signal or SYS_PWROK signal goes inactive or RSMRST# asserts  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset  No  No  No  Yes  No  No (Note 1)  Intel® Management Engine Triggered Global Reset  No  No  Yes (Note 3)  No (Note 1)  PLTRST# Entry Timeout  No  No  Yes (Note 4)  No (Note 1)  POWER Management Engine Watchdog Timer  No  Yes (Note 4)  No (Note 1)  POWER Management Watchdog Timer  No  Yes (Note 4)  No (Note 1)		No No		Yes
SMBus Slave Message received for Reset with Power Cycle  SMBus Slave Message received for Reset without Power Cycle  SMBus Slave Message received for Reset without Power Cycle  TCO Watchdog Timer reaches zero two times  Power Failure: PWROK signal or SYS_PWROK signal goes inactive or RSMRST# asserts  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  No (Note 1)  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset  No No Yes  Intel® Management Engine Initiated Host Reset with power down  PLTRST# Entry Timeout  No No Yes (Note 3)  No (Note 1)  PLTRST# Entry Timeout  No Yes (Note 4)  No (Note 1)  Power Management Watchdog Timer  No Yes (Note 4)  No (note 1)  PROCPWRGD Stuck Low	SYS_RESET# Asserted and CF9h Bit 3 = 0	Yes	No	No (Note 1)
Cycle  SMBus Slave Message received for Reset without Power Cycle  TCO Watchdog Timer reaches zero two times  Yes  No  No (Note 1)  Power Failure: PWROK signal or SYS_PWROK signal goes inactive or RSMRST# asserts  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset  No  No  No  Yes  No  No (Note 1)  Thel® Management Engine Initiated Host Reset with power down  PLTRST# Entry Timeout  No  No  Yes  No  No  No  No  Yes  No  No  No  Yes  No  No  No  No  Yes  No  No  No  Yes  No  No  No  No  Yes  No  No  No  Yes  No  No  No  No  No  Yes  No  No  No  No  Yes  No  No  No  No  Yes  No  No  No  No  No  No  Yes  No  No  No  No  Yes  No  No  No  No  No  Yes  No  No  No  No  No  No  No  No  No  N	SYS_RESET# Asserted and CF9h Bit 3 = 1	No	Yes	No (Note 1)
Cycle  TCO Watchdog Timer reaches zero two times  Power Failure: PWROK signal or SYS_PWROK signal goes inactive or RSMRST# asserts  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Intel® Management Engine Triggered Host Reset with yower cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset  No  No  Yes  No  No  Yes  No  No  Yes  Intel® Management Engine Initiated Host Reset with yower down  PLTRST# Entry Timeout  No  No  Yes  Intel® Management Engine Watchdog Timer  No  Yes (Note 4)  No (Note 1)  PROCPWRGD Stuck Low  No  No  Yes  No  No  No  Yes	<u> </u>	No	Yes	No (Note 1)
Power Failure: PWROK signal or SYS_PWROK signal goes inactive or RSMRST# asserts  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Intel® Management Engine Triggered Host Reset with without power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset  No  No  No  Yes  No (Note 1)  Intel® Management Engine Initiated Host Reset with power down  PLTRST# Entry Timeout  No  No  No  Yes  No (Note 1)  PLTRST# Entry Timeout  No  No  Yes  No (Note 1)  POWER Management Watchdog Timer  No  Yes  No  No  Yes  No  No  No  Yes	I	Yes	No	No (Note 1)
goes inactive or RSMRST# asserts  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0  Intel® Management Engine Triggered Host Reset without power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset  Intel® Management Engine Triggered Global Reset  No  No  Yes  No (Note 1)  Intel® Management Engine Initiated Host Reset with power down  PLTRST# Entry Timeout  No  No  Yes (Note 3)  No (Note 1)  PUTRST# Entry Timeout  No  Yes (Note 4)  No (Note 1)  PROCPWRGD Stuck Low  No  No  Yes	TCO Watchdog Timer reaches zero two times	Yes	No	No (Note 1)
Ilke PLTRST# and CF9h Global Reset Bit = 1  Special shutdown cycle from processor causes CF9h- like PLTRST# and CF9h Bit 3 = 1  Special shutdown cycle from processor causes CF9h- like PLTRST# and CF9h Global Reset Bit = 0  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset  No  No  No  Yes  No  No  No  No  Yes  Intel® Management Engine Initiated Host Reset with power down  PLTRST# Entry Timeout  No  No  No  Yes  Intel® Management Engine Watchdog Timer  No  Yes (Note 4)  No (Note 1)  Power Management Watchdog Timer  No  Yes  No  No  No  Yes  No  No  Yes  No  No  No  Yes  No  No  Yes  No  No  Yes  No  No  No  Yes  No  No  Yes  No  No  Yes  No  No  No  Yes  No  No  No  Yes  No  No  No  Yes  No  No  Yes  No  No  Yes  No  No  No  Yes  No  No  No  Yes  No  No  No  Yes  No  No  Yes  No  No  Yes  No  No  Yes  No  No  No  No  Yes  No  No  No  No  Yes  No  No  No  No  No  Yes  No  No  No  No  No  No  No  No  No  N		No	No	Yes (Note 2)
like PLTRST# and CF9h Bit 3 = 1NOYesNO (Note 2)Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h Global Reset Bit = 0YesNoNo (Note 1)Intel® Management Engine Triggered Host Reset without power cycleYesNoNo (Note 1)Intel® Management Engine Triggered Host Reset with power cycleNoYesNo (Note 1)Intel® Management Engine Triggered Global ResetNoNoYesIntel® Management Engine Initiated Host Reset with power downNoYes (Note 3)No (Note 1)PLTRST# Entry TimeoutNoNoYesIntel® Management Engine Watchdog TimerNoYes (Note 4)No (Note 1)Power Management Watchdog TimerNoYes (Note 4)No (note 1)PROCPWRGD Stuck LowNoNoYes		No	No	Yes
like PLTRST# and CF9h Global Reset Bit = 0       res       No       No (Note 1)         Intel® Management Engine Triggered Host Reset with power cycle       Yes       No       No (Note 1)         Intel® Management Engine Triggered Host Reset with power cycle       No       Yes       No (Note 1)         Intel® Management Engine Triggered Global Reset       No       No       Yes         Intel® Management Engine Initiated Host Reset with power down       No       Yes (Note 3)       No (Note 1)         PLTRST# Entry Timeout       No       No       Yes (Note 4)       No (Note 1)         Power Management Engine Watchdog Timer       No       Yes (Note 4)       No (note 1)         PROCPWRGD Stuck Low       No       No       Yes		No	Yes	No (Note 2)
without power cycle  Intel® Management Engine Triggered Host Reset with power cycle  Intel® Management Engine Triggered Global Reset  Intel® Management Engine Triggered Global Reset  No No Yes  Intel® Management Engine Initiated Host Reset with power down  PLTRST# Entry Timeout  No No Yes  Intel® Management Engine Watchdog Timer  No Yes (Note 4)  Power Management Watchdog Timer  No Yes (Note 4)  No (Note 1)  PROCPWRGD Stuck Low  No No Yes		Yes	No	No (Note 1)
power cycle  Intel® Management Engine Triggered Global Reset  Intel® Management Engine Initiated Host Reset with power down  PLTRST# Entry Timeout  Intel® Management Engine Watchdog Timer  Power Management Engine Watchdog Timer  No  Yes (Note 3)  No (Note 1)  Yes  No (Note 1)  Yes  No (Note 1)  Power Management Watchdog Timer  No  Yes (Note 4)  No (note 1)  PROCPWRGD Stuck Low  No  No  Yes		Yes	No	No (Note 1)
Intel® Management Engine Initiated Host Reset with power downNoYes (Note 3)No (Note 1)PLTRST# Entry TimeoutNoNoYesIntel® Management Engine Watchdog TimerNoYes (Note 4)No (Note 1)Power Management Watchdog TimerNoYes (Note 4)No (note 1)PROCPWRGD Stuck LowNoNoYes		No	Yes	No (Note 1)
power down  PLTRST# Entry Timeout  No No No Yes  Intel® Management Engine Watchdog Timer  Power Management Watchdog Timer  No Yes (Note 4)  No (Note 1)  PROCPWRGD Stuck Low  No No No Yes  No Yes  No No Yes	Intel <sup>®</sup> Management Engine Triggered Global Reset	No	No	Yes
Intel® Management Engine Watchdog TimerNoYes (Note 4)No (Note 1)Power Management Watchdog TimerNoYes (Note 4)No (note 1)PROCPWRGD Stuck LowNoNoYes	1	No	Yes (Note 3)	No (Note 1)
Power Management Watchdog Timer  No Yes (Note 4) No (note 1)  PROCPWRGD Stuck Low  No No Yes	PLTRST# Entry Timeout	No	No	Yes
PROCPWRGD Stuck Low No No Yes	Intel <sup>®</sup> Management Engine Watchdog Timer	No	Yes (Note 4)	No (Note 1)
	Power Management Watchdog Timer	No	Yes (Note 4)	No (note 1)
PROCPWRGD-toCPURST# Violation No No Yes	PROCPWRGD Stuck Low	No	No	Yes
	PROCPWRGD-toCPURST# Violation	No	No	Yes

#### NOTES:

- Trigger will result in Global Reset with power cycle if the acknowledge message is not received by the PCH.
- 2. The PCH does not send warning message to processor, reset occurs without delay.
- 3. The PCH waits for enabled wake event to complete reset.
- The PCH allowed to drop this type of reset request if received while the system is in S3/S4/ S5.



The PCH must not drop this type of reset request if received while system is in a software-entered S3/S4/S5 state. However, the PCH is allowed to perform the reset without executing the RESET\_WARN protocol in these states

# 5.14 System Management (D31:F0)

The PCH provides various functions to make a system easier to manage and to lower the Total Cost of Ownership (TCO) of the system. Features and functions can be augmented using external A/D converters and GPIO, as well as an external microcontroller.

The following features and functions are supported by the PCH:

- Processor present detection
  - Detects if processor fails to fetch the first instruction after reset
- Various Error detection (such as ECC Errors) indicated by host controller
  - Can generate SMI#, SCI, SERR, NMI, or TCO interrupt
- Intruder Detect input
  - Can generate TCO interrupt or SMI# when the system cover is removed
  - INTRUDER# allowed to go active in any power state, including G3
- Detection of bad BIOS Flash (FWH or Flash on SPI) programming
  - Detects if data on first read is FFh (indicates that BIOS flash is not programmed)
- Ability to hide a PCI device
  - Allows software to hide a PCI device in terms of configuration space through the use of a device hide register (See Section 10.1.65)

**Note:** Voltage ID from the processor can be read using GPI signals.

# 5.14.1 Theory of Operation

The System Management functions are designed to allow the system to diagnose failing subsystems. The intent of this logic is that some of the system management functionality can be provided without the aid of an external microcontroller.

#### 5.14.1.1 Detecting a System Lockup

When the processor is reset, it is expected to fetch its first instruction. If the processor fails to fetch the first instruction after reset, the TCO timer times out twice and the PCH asserts PLTRST#.



#### 5.14.1.2 Handling an Intruder

The PCH has an input signal, INTRUDER#, that can be attached to a switch that is activated by the system's case being open. This input has a two RTC clock debounce. If INTRUDER# goes active (after the debouncer), this will set the INTRD\_DET bit in the TCO\_STS register. The INTRD\_SEL bits in the TCO\_CNT register can enable the PCH to cause an SMI# or interrupt. The BIOS or interrupt handler can then cause a transition to the S5 state by writing to the SLP\_EN bit.

The software can also directly read the status of the INTRUDER# signal (high or low) by clearing and then reading the INTRD\_DET bit. This allows the signal to be used as a GPI if the intruder function is not required.

If the INTRUDER# signal goes inactive some point after the INTRD\_DET bit is written as a 1, then the INTRD\_DET signal will go to a 0 when INTRUDER# input signal goes inactive. Note that this is slightly different than a classic sticky bit, since most sticky bits would remain active indefinitely when the signal goes active and would immediately go inactive when a 1 is written to the bit.

Note:

The INTRD\_DET bit resides in the PCH's RTC well, and is set and cleared synchronously with the RTC clock. Thus, when software attempts to clear INTRD\_DET (by writing a 1 to the bit location) there may be as much as two RTC clocks (about 65  $\mu$ s) delay before the bit is actually cleared. Also, the INTRUDER# signal should be asserted for a minimum of 1 ms to ensure that the INTRD\_DET bit will be set.

Note:

If the INTRUDER# signal is still active when software attempts to clear the INTRD\_DET bit, the bit remains set and the SMI is generated again immediately. The SMI handler can clear the INTRD\_SEL bits to avoid further SMIs. However, if the INTRUDER# signal goes inactive and then active again, there will not be further SMIs, since the INTRD\_SEL bits would select that no SMI# be generated.

### 5.14.1.3 Detecting Improper Flash Programming

The PCH can detect the case where the BIOS flash is not programmed. This results in the first instruction fetched to have a value of FFh. If this occurs, the PCH sets the BAD BIOS bit. The BIOS flash may reside in FWH or flash on the SPI bus.

## 5.14.1.4 Heartbeat and Event Reporting using SMLink/SMBus

Heartbeat and event reporting using SMLink/SMBus is no longer supported. The AMT logic in PCH can be programmed to generate an interrupt to the Management Engine when an event occurs. The Management Engine will poll the TCO registers to gather appropriate bits to send the event message to the Gigabit Ethernet controller, if Management Engine is programmed to do so.

#### **5.14.2 TCO Modes**

#### 5.14.2.1 TCO Legacy/Compatible Mode

In TCO Legacy/Compatible mode, only the host SMBus is used. TCO Slave can be connected to the host SMBus internally by setting the soft trap TCO Slave Select in the flash descriptor. If a device has a single SMBus interface and needs access to the TCO slave and be visible to the host SMBus controller, TCO slave needs to be configured to be connected to the SMBus pins by the soft strap. In this mode, the Management Engine SMBus controllers are not used and should be disabled by soft strap.



**PCH** TCO Legacy/Compatible Mode Intel ME SMBus Controller 3 Intel ME SMBus Controller 2 Intel ME SMBus -X-Controller 1 PCI/PCIe\* **SPD** uCtrl Device (Slave) **SMBus** Host SMBus **Legacy Sensors** 3<sup>rd</sup> Party

Figure 5-5. TCO Legacy/Compatible Mode SMBus Configuration

In TCO Legacy/Compatible mode the PCH can function directly with an external LAN controller or equivalent external LAN controller to report messages to a network management console without the aid of the system processor. This is crucial in cases where the processor is malfunctioning or cannot function due to being in a low-power state. Table 5-36 includes a list of events that will report messages to the network management console.

(Master or Slave

with ALERT)

NIC

Table 5-36. Event Transitions that Cause Messages

**TCO Slave** 

Event	Assertion?	de-assertion?	Comments	
INTRUDER# pin	yes	no	Must be in "S1 or hung S0" state	
THRM# pin	yes	yes	Must be in "S1 or hung S0" state. Note that the THRM# pin is isolated when the core power is off, thus preventing this event in S3-S5.	
Watchdog Timer Expired	yes	no (NA)	"S1 or hung S0" state entered	
GPIO[11]/ SMBALERT# pin	yes	yes	Must be in "S1 or hung S0" state	
BATLOW#	yes	yes	Must be in "S1 or hung S0" state	
CPU_PWR_FLR	yes	no	"S1 or hung S0" state entered	

**NOTE**: The GPIO11/SMBALERT# pin will trigger an event message (when enabled by the GPIO11\_ALERT\_DISABLE bit) regardless of whether it is configured as a GPI or not.



#### 5.14.2.2 Advanced TCO Mode


The PCH supports the Advanced TCO mode in which SMLink0 and SMLink1 are used in addition to the host SMBus. In this mode, the ME SMBus controllers must be enabled by soft strap in the flash descriptor.

The SMLink0 is dedicated to integrated LAN use while SMLink1 is dedicated to Embedded Controller (EC) or Baseboard Management Controller (BMC) use. See Figure 5-6 for more details.

When an Intel PHY 82577 or 82578 is connected to SMLinkO, a soft strap must be set to indicate that the PHY is connected to SMLinkO.

In the case where a BMC is connected to SMLink1, the BMC communicates with Management Engine through ME SMBus connected to SMLink1. The host and TCO slave communicated with BMC through SMBus.

Figure 5-6. Advanced TCO Mode





#### General Purpose I/O (D31:F0) 5.15

The PCH contains up to 72 General Purpose Input/Output (GPIO) signals. Each GPIO can be configured as an input or output signal. The number of inputs and outputs varies depending on the configuration. Below is a brief summary of new GPIO features.

- Capability to mask Suspend well GPIOs from CF9h events configured using GP RST SEL registers)
- Added capability to program GPIO prior to switching to output

#### 5.15.1 **Power Wells**

Some GPIOs exist in the suspend power plane. Care must be taken to make sure GPIO signals are not driven high into powered-down planes. Some PCH GPIOs may be connected to pins on devices that exist in the core well. If these GPIOs are outputs, there is a danger that a loss of core power (PWROK low) or a Power Button Override event results in the PCH driving a pin to a logic 1 to another device that is powered down.

#### 5.15.2 SMI# SCI and NMI Routing

The routing bits for GPIO[15:0] allow an input to be routed to SMI#, SCI, NMI or neither. Note that a bit can be routed to either an SMI# or an SCI, but not both.

#### **Triggering** 5.15.3

GPIO[15:0] have "sticky" bits on the input. See the GPEO STS register and the ALT GPI SMI STS register. As long as the signal goes active for at least 2 dock cycles, the PCH keeps the sticky status bit active. The active level can be selected in the GP\_INV register. This does not apply to GPI\_NMI\_STS residing in GPIO IO space.

If the system is in an S0 or an S1 state, the GPI inputs are sampled at 33 MHz, so the signal only needs to be active for about 60 ns to be latched. In the S3-S5 states, the GPI inputs are sampled at 32.768 kHz, and thus must be active for at least 61 microseconds to be latched.

Note:

GPIs that are in the core well are not capable of waking the system from sleep states where the core well is not powered.

If the input signal is still active when the latch is cleared, it will again be set. Another edge trigger is not required. This makes these signals "level" triggered inputs.

#### 5.15.4 **GPIO Registers Lockdown**

The following GPIO registers are locked down when the GPIO Lockdown Enable (GLE) bit is set. The GLE bit resides in D31:F0:GPIO Control (GC) register.

- Offset 00h: GPIO USE\_SEL[31:0]
- Offset 04h: GP\_IO\_SEL[31:0]
- Offset 0Ch: GP\_LVL[31:0]
- Offset 28h: GPI\_NMI\_EN[15:0]
- Offset 2Ch: GPI\_INV[31:0]
- Offset 30h: GPIO\_USE\_SEL2[63:32]
- Offset 34h: GPI\_IO\_SEL2[63:32]
- Offset 38h: GP\_LVL2[63:32]
- Offset 40h: GPIO USE SEL3[95:64]
- Offset 44h: GPI IO SEL3[95:64]
- Offset 48h: GP LVL3[95:64]

- Offset 60h: GP\_RST\_SEL[31:0]
  Offset 64h: GP\_RST\_SEL2[63:32]
  Offset 68h: GP\_RST\_SEL3[95:64]



Once these registers are locked down, they become Read-Only registers and any software writes to these registers will have no effect. To unlock the registers, the GPIO Lockdown Enable (GLE) bit is required to be cleared to '0'. When the GLE bit changes from a '1' to a '0' a System Management Interrupt (SMI#) is generated if enabled. Once the GPIO\_UNLOCK\_SMI bit is set, it can not be changed until a PLTRST# occurs. This ensures that only BIOS can change the GPIO configuration. If the GLE bit is cleared by unauthorized software, BIOS will set the GLE bit again when the SMI# is triggered and these registers will continue to be locked down.


#### 5.15.5 Serial POST Codes Over GPIO

The PCH adds the extended capability allowing system software to serialize POST or other messages on GPIO. This capability negates the requirement for dedicated diagnostic LEDs on the platform. Additionally, based on the newer BTX form factors, the PCI bus as a target for POST codes is increasingly difficult to support as the total number of PCI devices supported are decreasing.

#### 5.15.5.1 Theory of operation

For the PCH generation POST code serialization logic will be shared with GPIO. These GPIOs will likely be shared with LED control offered by the Super I/O(SIO) component. Figure 5-7 shows a likely configuration.

Figure 5-7. Serial Post over GPIO Reference Circuit



The anticipated usage model is that either the PCH or the SIO can drive a pin low to turn off an LED. In the case of the power LED, the SIO would normally leave its corresponding pin in a high-Z state to allow the LED to turn on. In this state, the PCH can blink the LED by driving its corresponding pin low and subsequently tri-stating the buffer. The I/O buffer should not drive a '1' when configured for this functionality and should be capable of sinking 24 mA of current.

An external optical sensing device can detect the on/off state of the LED. By externally post-processing the information from the optical device, the serial bit stream can be recovered. The hardware will supply a 'sync' byte before the actual data transmission to allow external detection of the transmit frequency. The frequency of transmission should be limited to 1 transition every 1  $\mu$ s to ensure the detector can reliably sample



the on/off state of the LED. To allow flexibility in pull-up resistor values for power optimization, the frequency of the transmission is programmable using the DRS field in the GP\_GB\_CMDSTS register.

The serial bit stream is Manchester encoded. This choice of transmission ensures that a transition will be seen on every clock. The 1 or 0 data is based on the transmission happening during the high or low phase of the clock.

As the clock will be encoded within the data stream, hardware must ensure that the Z-0 and 0-Z transitions are glitch-free. Driving the pin directly from a flop or through glitch-free logic are possible methods to meet the glitch-free requirement.

A simplified hardware/software register interface provides control and status information to track the activity of this block. Software enabling the serial blink capability should implement an algorithm referenced below to send the serialized message on the enabled GPIO.

- 1. Read the Go/Busy status bit in the GP\_GB\_CMDSTS register and verify it is cleared. This will ensure that the GPIO is idled and a previously requested message is still not in progress.
- 2. Write the data to serialize into the GP\_GB\_DATA register.
- 3. Write the DLS and DRS values into the GP\_GB\_CMDSTS register and set the Go bit. This may be accomplished using a single write.

The reference diagram shows the LEDs being powered from the suspend supply. By providing a generic capability that can be used both in the main and the suspend power planes maximum flexibility can be achieved. A key point to make is that the PCH will not unintentionally drive the LED control pin low unless a serialization is in progress. System board connections utilizing this serialization capability are required to use the same power plane controlling the LED as the PCH GPIO pin. Otherwise, the PCH GPIO may float low during the message and prevent the LED from being controlled from the SIO. The hardware will only be serializing messages when the core power well is powered and the processor is operational.

Care should be taken to prevent the PCH from driving an active `1' on a pin sharing the serial LED capability. Since the SIO could be driving the line to 0, having the PCH drive a 1 would create a high current path. A recommendation to avoid this condition involves choosing a GPIO defaulting to an input. The GP\_SER\_BLINK register should be set first before changing the direction of the pin to an output. This sequence ensures the open-drain capability of the buffer is properly configured before enabling the pin as an output.

#### 5.15.5.2 Serial Message Format

To serialize the data onto the GPIO, an initial state of high-Z is assumed. The SIO is required to have its LED control pin in a high-Z state as well to allow the PCH to blink the LED (see the reference diagram).

The three components of the serial message include the sync, data, and idle fields. The sync field is 7 bits of '1' data followed by 1 bit of '0' data. Starting from the high-Z state (LED on) provides external hardware a known initial condition and a known pattern. In case one or more of the leading 1 sync bits are lost, the 1s followed by 0 provide a clear indication of 'end of sync'. This pattern will be used to 'lock' external sampling logic to the encoded clock.


The data field is shifted out with the highest byte first (MSB). Within each byte, the most significant bit is shifted first (MSb).



Note:

The idle field is enforced by the hardware and is at least 2 bit times long. The hardware will not clear the Busy and Go bits until this idle time is met. Supporting the idle time in hardware prevents time-based counting in BIOS as the hardware is immediately ready for the next serial code when the Go bit is cleared. Note that the idle state is represented as a high-Z condition on the pin. If the last transmitted bit is a 1, returning to the idle state will result in a final 0-1 transition on the output Manchester data. Two full bit times of idle correspond to a count of 4 time intervals (the width of the time interval is controlled by the DRS field).

The following waveform shows a 1-byte serial write with a data byte of 5Ah. The internal clock and bit position are for reference purposes only. The Manchester D is the resultant data generated and serialized onto the GPIO. Since the buffer is operating in open-drain mode the transitions are from high-Z to 0 and back.



# 5.16 SATA Host Controller (D31:F2, F5)

The SATA function in the PCH has three modes of operation to support different operating system conditions. In the case of Native IDE enabled operating systems, the PCH uses two controllers to enable all six ports of the bus. The first controller (Device 31: Function 2) supports ports 0 – 3 and the second controller (Device 31: Function 5) supports ports 4 and 5. When using a legacy operating system, only one controller (Device 31: Function 2) is available that supports ports 0 – 3. In AHCI or RAID mode, only one controller (Device 31: Function 2) is used enabling all six ports and the second controller (Device 31: Function 5) shall be disabled.

The MAP register, Section 15.1.25, provides the ability to share PCI functions. When sharing is enabled, all decode of I/O is done through the SATA registers. Device 31, Function 1 (IDE controller) is hidden by software writing to the Function Disable Register (D31, F0, offset F2h, bit 1), and its configuration registers are not used.

The PCH SATA controllers feature six sets of interface signals (ports) that can be independently enabled or disabled (they cannot be tri-stated or driven low). Each interface is supported by an independent DMA controller.

**Note:** SATA port 2 and 3 are not available for the HM55 and Intel 3400 chipsets.

The PCH SATA controllers interact with an attached mass storage device through a register interface that is equivalent to that presented by a traditional IDE host adapter. The host software follows existing standards and conventions when accessing the register interface and follows standard command protocol conventions.

SATA interface transfer rates are independent of UDMA mode settings. SATA interface transfer rates will operate at the bus's maximum speed, regardless of the UDMA mode reported by the SATA device or the system BIOS.



# 5.16.1 SATA Feature Support

Feature	PCH (AHCI/RAID Disabled)	PCH (AHCI/RAID Enabled)
Native Command Queuing (NCQ)	N/A	Supported
Auto Activate for DMA	N/A	Supported
Hot Plug Support	N/A	Supported
Asynchronous Signal Recovery	N/A	Supported
3 Gb/s Transfer Rate	Supported	Supported
ATAPI Asynchronous Notification	N/A	Supported
Host & Link Initiated Power Management	N/A	Supported
Staggered Spin-Up	Supported	Supported
Command Completion Coalescing	N/A	N/A
External SATA	N/A	Supported

Feature	Description		
Native Command Queuing (NCQ)	Allows the device to reorder commands for more efficient data transfers		
Auto Activate for DMA	Collapses a DMA Setup then DMA Activate sequence into a DMA Setup only		
Hot Plug Support	Allows for device detection without power being applied and ability to connect and disconnect devices without prior notification to the system		
Asynchronous Signal Recovery	Provides a recovery from a loss of signal or establishing communication after hot plug		
3 Gb/s Transfer Rate	Capable of data transfers up to 3Gb/s		
ATAPI Asynchronous A mechanism for a device to send a notification to the Notification to the device requires attention			
Host & Link Initiated Power Management	Capability for the host controller or device to request Partial and Slumber interface power states		
Staggered Spin-Up	Enables the host the ability to spin up hard drives sequentially to prevent power load problems on boot		
Command Completion Coalescing	Reduces interrupt and completion overhead by allowing a specified number of commands to complete and then generating an interrupt to process the commands		
External SATA	Technology that allows for an outside the box connection of up to 2 meters (when using the cable defined in SATA-IO)		



# 5.16.2 Theory of Operation

#### 5.16.2.1 Standard ATA Emulation

The PCH contains a set of registers that shadow the contents of the legacy IDE registers. The behavior of the Command and Control Block registers, PIO, and DMA data transfers, resets, and interrupts are all emulated.

Note:

The PCH will assert INTR when the master device completes the EDD command regardless of the command completion status of the slave device. If the master completes EDD first, an INTR is generated and BSY will remain '1' until the slave completes the command. If the slave completes EDD first, BSY will be '0' when the master completes the EDD command and asserts INTR. Software must wait for busy to clear (0) before completing an EDD command, as required by the ATA5 through ATA7 (T13) industry standards.

### 5.16.2.2 48-Bit LBA Operation

The SATA host controller supports 48-bit LBA through the host-to-device register FIS when accesses are performed using writes to the task file. The SATA host controller will ensure that the correct data is put into the correct byte of the host-to-device FIS.

There are special considerations when reading from the task file to support 48-bit LBA operation. Software may need to read all 16-bits. Since the registers are only 8-bits wide and act as a FIFO, a bit must be set in the device/control register, which is at offset 3F6h for primary and 376h for secondary (or their native counterparts).

If software clears bit 7 of the control register before performing a read, the last item written will be returned from the FIFO. If software sets bit 7 of the control register before performing a read, the first item written will be returned from the FIFO.

# 5.16.3 SATA Swap Bay Support

The PCH provides for basic SATA swap bay support using the PSC register configuration bits and power management flows. A device can be powered down by software and the port can then be disabled, allowing removal and insertion of a new device.

Note:

This SATA swap bay operation requires board hardware (implementation specific), BIOS, and operating system support.

# 5.16.4 Hot Plug Operation

The PCH supports Hot Plug Surprise removal and Insertion Notification in the PARTIAL, SLUMBER and Listen Mode states when used with Low Power Device Presence Detection. Software can take advantage of power savings in the low power states while enabling hot plug operation. See chapter 7 of the AHCI specification for details.

#### 5.16.4.1 Low Power Device Presence Detection

Low Power Device Presence Detection enables SATA Link Power Management to coexist with hot plug (insertion and removal) without interlock switch or cold presence detect. The detection mechanism allows Hot Plug events to be detectable by hardware across all link power states (Active, PARTIAL, SLUMBER) as well as AHCI Listen Mode.

If the Low Power Device Presence Detection circuit is disabled the PCH reverts to Hot Plug Surprise Removal Notification (without an interlock switch) mode that is mutually exclusive of the PARTIAL and SLUMBER power management states.



# 5.16.5 Function Level Reset Support (FLR)

The SATA Host Controller supports the Function Level Reset (FLR) capability. The FLR capability can be used in conjunction with Intel® Virtualization Technology. FLR allows an operating system in a Virtual Machine to have complete control over a device, including its initialization, without interfering with the rest of the platform. The device provides a software interface that enables the Operating System to reset the whole device as if a PCI reset was asserted.

#### 5.16.5.1 FLR Steps

#### 5.16.5.1.1 FLR Initialization

- 1. A FLR is initiated by software writing a '1' to the Initiate FLR bit.
- 2. All subsequent requests targeting the Function will not be claimed and will be Master Abort Immediate on the bus. This includes any configuration, I/O or Memory cycles, however, the Function shall continue to accept completions targeting the Function.

#### 5.16.5.1.2 FLR Operation

The Function will Reset all configuration, I/O and memory registers of the Function except those indicated otherwise and reset all internal states of the Function to the default or initial condition.

#### 5.16.5.1.3 FLR Completion

The Initiate FLR bit is reset (cleared) when the FLR reset is completed. This bit can be used to indicate to the software that the FLR reset is completed.

Note:

From the time Initiate FLR bit is written to 1 software must wait at least 100 ms before accessing the function.

# 5.16.6 Intel<sup>®</sup> Rapid Storage Technology Configuration

The Intel<sup>®</sup> Rapid Storage Technology offers several diverse options for RAID (redundant array of independent disks) to meet the needs of the end user. AHCI support provides higher performance and alleviates disk bottlenecks by taking advantage of the independent DMA engines that each SATA port offers in the PCH.

- RAID Level 0 performance scaling up to 4 drives, enabling higher throughput for data intensive applications such as video editing.
- Data security is offered through RAID Level 1, which performs mirroring.
- RAID Level 10 provides high levels of storage performance with data protection, combining the fault-tolerance of RAID Level 1 with the performance of RAID Level 0. By striping RAID Level 1 segments, high I/O rates can be achieved on systems that require both performance and fault-tolerance. RAID Level 10 requires 4 hard drives, and provides the capacity of two drives.
- RAID Level 5 provides highly efficient storage while maintaining fault-tolerance on 3 or more drives. By striping parity, and rotating it across all disks, fault tolerance of any single drive is achieved while only consuming 1 drive worth of capacity. That is, a 3 drive RAID 5 has the capacity of 2 drives, or a 4 drive RAID 5 has the capacity of 3 drives. RAID 5 has high read transaction rates, with a medium write rate. RAID 5 is well suited for applications that require high amounts of storage while maintaining fault tolerance.



By using the PCH's built-in  $Intel^{\circledR}$  Rapid Storage Technology, there is no loss of PCI resources (request/grant pair) or add-in card slot.

Intel<sup>®</sup> Rapid Storage Technology functionality requires the following items:

- 1. The PCH SKU enabled for Intel<sup>®</sup> Rapid Storage Technology (see Section 1.3)
- 2. Intel® Rapid Storage Manager RAID Option ROM must be on the platform
- 3. Intel<sup>®</sup> Rapid Storage Manager drivers, most recent revision.
- 4. At least two SATA hard disk drives (minimum depends on RAID configuration).

Intel® Rapid Storage Technology is not available in the following configurations:

1. The SATA controller is in compatible mode.

# 5.16.6.1 Intel® Rapid Storage Manager RAID Option ROM

The Intel<sup>®</sup> Rapid Storage Manager RAID Option ROM is a standard PnP Option ROM that is easily integrated into any System BIOS. When in place, it provides the following three primary functions:

- Provides a text mode user interface that allows the user to manage the RAID configuration on the system in a pre-operating system environment. Its feature set is kept simple to keep size to a minimum, but allows the user to create & delete RAID volumes and select recovery options when problems occur.
- Provides boot support when using a RAID volume as a boot disk. It does this by providing Int13 services when a RAID volume needs to be accessed by DOS applications (such as NTLDR) and by exporting the RAID volumes to the System BIOS for selection in the boot order.
- At each boot up, provides the user with a status of the RAID volumes and the option to enter the user interface by pressing CTRL-I.

# 5.16.7 Power Management Operation

Power management of the PCH SATA controller and ports will cover operations of the host controller and the SATA wire.

#### 5.16.7.1 Power State Mappings

The D0 PCI power management state for device is supported by the PCH SATA controller.

SATA devices may also have multiple power states. From parallel ATA, three device states are supported through ACPI. They are:

- DO Device is working and instantly available.
- D1 Device enters when it receives a STANDBY IMMEDIATE command. Exit latency from this state is in seconds
- D3 From the SATA device's perspective, no different than a D1 state, in that it is entered using the STANDBY IMMEDIATE command. However, an ACPI method is also called which will reset the device and then cut its power.

Each of these device states are subsets of the host controller's D0 state.



Finally, SATA defines three PHY layer power states, which have no equivalent mappings to parallel ATA. They are:

- PHY READY PHY logic and PLL are both on and active
- Partial PHY logic is powered, but in a reduced state. Exit latency is no longer than 10 ns
- Slumber PHY logic is powered, but in a reduced state. Exit latency can be up to 10 ms.

Since these states have much lower exit latency than the ACPI D1 and D3 states, the SATA controller defines these states as sub-states of the device D0 state.

#### 5.16.7.2 Power State Transitions

#### 5.16.7.2.1 Partial and Slumber State Entry/Exit

The partial and slumber states save interface power when the interface is idle. It would be most analogous to PCI CLKRUN# (in power savings, not in mechanism), where the interface can have power saved while no commands are pending. The SATA controller defines PHY layer power management (as performed using primitives) as a driver operation from the host side, and a device proprietary mechanism on the device side. The SATA controller accepts device transition types, but does not issue any transitions as a host. All received requests from a SATA device will be ACKed.

When an operation is performed to the SATA controller such that it needs to use the SATA cable, the controller must check whether the link is in the Partial or Slumber states, and if so, must issue a COM\_WAKE to bring the link back online. Similarly, the SATA device must perform the same action.

## 5.16.7.2.2 Device D1, D3 States

These states are entered after some period of time when software has determined that no commands will be sent to this device for some time. The mechanism for putting a device in these states does not involve any work on the host controller, other then sending commands over the interface to the device. The command most likely to be used in ATA/ATAPI is the "STANDBY IMMEDIATE" command.

### 5.16.7.2.3 Host Controller D3<sub>HOT</sub> State

After the interface and device have been put into a low power state, the SATA host controller may be put into a low power state. This is performed using the PCI power management registers in configuration space. There are two very important aspects to note when using PCI power management.

- 1. When the power state is D3, only accesses to configuration space are allowed. Any attempt to access the memory or I/O spaces will result in master abort.
- 2. When the power state is D3, no interrupts may be generated, even if they are enabled. If an interrupt status bit is pending when the controller transitions to D0, an interrupt may be generated.

When the controller is put into D3, it is assumed that software has properly shut down the device and disabled the ports. Therefore, there is no need to sustain any values on the port wires. The interface will be treated as if no device is present on the cable, and power will be minimized.

When returning from a D3 state, an internal reset will not be performed.



#### 5.16.7.2.4 Non-AHCI Mode PME# Generation

When in non-AHCI mode (legacy mode) of operation, the SATA controller does not generate PME#. This includes attach events (since the port must be disabled), or interlock switch events (using the SATAGP pins).

#### **5.16.7.3 SMI Trapping (APM)**


Device 31:Function2:Offset C0h (see Section 14.1.38) contain control for generating SMI# on accesses to the IDE I/O spaces. These bits map to the legacy ranges (1F0–1F7h, 3F6h, 170–177h, and 376h) and native IDE ranges defined by PCMDBA, PCTLBA, SCMDBA an SCTLBA. If the SATA controller is in legacy mode and is using these addresses, accesses to one of these ranges with the appropriate bit set causes the cycle to not be forwarded to the SATA controller, and for an SMI# to be generated. If an access to the Bus-Master IDE registers occurs while trapping is enabled for the device being accessed, then the register is updated, an SMI# is generated, and the device activity status bits (Section 14.1.39) are updated indicating that a trap occurred.

## 5.16.8 SATA Device Presence

In legacy mode, the SATA controller does not generate interrupts based on hot plug/unplug events. However, the SATA PHY does know when a device is connected (if not in a partial or slumber state), and it s beneficial to communicate this information to host software as this will greatly reduce boot times and resume times.

The flow used to indicate SATA device presence is shown in Figure 5-8. The 'PxE' bit refers to PCS.P[3:0]E bits, depending on the port being checked and the 'PxP' bits refer to the PCS.P[3:0]P bits, depending on the port being checked. If the PCS/PxP bit is set a device is present, if the bit is cleared a device is not present. If a port is disabled, software can check to see if a new device is connected by periodically re-enabling the port and observing if a device is present, if a device is not present it can disable the port and check again later. If a port remains enabled, software can periodically poll PCS.PxP to see if a new device is connected.

Figure 5-8. Flow for Port Enable / Device Present Bits





#### 5.16.9 SATA LED

The SATALED# output is driven whenever the BSY bit is set in any SATA port. The SATALED# is an active-low open-drain output. When SATALED# is low, the LED should be active. When SATALED# is high, the LED should be inactive.

# 5.16.10 AHCI Operation

The PCH provides hardware support for Advanced Host Controller Interface (AHCI), a programming interface for SATA host controllers developed through a joint industry effort. AHCI defines transactions between the SATA controller and software and enables advanced performance and usability with SATA. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices—each device is treated as a master—and hardware assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug. AHCI requires appropriate software support (such as, an AHCI driver) and for some features, hardware support in the SATA device or additional platform hardware.

The PCH supports all of the mandatory features of the *Serial ATA Advanced Host Controller Interface Specification*, Revision 1.2 and many optional features, such as hardware assisted native command queuing, aggressive power management, LED indicator support, and Hot-Plug through the use of interlock switch support (additional platform hardware and software may be required depending upon the implementation).

Note:

For reliable device removal notification while in AHCI operation without the use of interlock switches (surprise removal), interface power management should be disabled for the associated port. See Section 7.3.1 of the *AHCI Specification* for more information.

# 5.16.11 SGPIO Signals

The SGPIO signals, in accordance to the SFF-8485 specification, support per-port LED signaling. These signals are not related to SATALED#, which allows for simplified indication of SATA command activity. The SGPIO group interfaces with an external controller chip that fetches and serializes the data for driving across the SGPIO bus. The output signals then control the LEDs. This feature is only valid in AHCI/RAID mode.

#### 5.16.11.1 Mechanism

The enclosure management for SATA Controller 1 (Device 31: Function 2) involves sending messages that control LEDs in the enclosure. The messages for this function are stored after the normal registers in the AHCI BAR, at Offset 580h bytes for the PCH from the beginning of the AHCI BAR as specified by the EM\_LOC global register (Section 14.4.1.8).

Software creates messages for transmission in the enclosure management message buffer. The data in the message buffer should not be changed if CTL.TM bit is set by software to transmit an update message. Software should only update the message buffer when CTL.TM bit is cleared by hardware otherwise the message transmitted will be indeterminate. Software then writes a register to cause hardware to transmit the message or take appropriate action based on the message content. The software should only create message types supported by the controller, which is LED messages for the PCH. If the software creates other non LED message types (such as, SAF-TE, SES-2), the SGPIO interface may hang and the result is indeterminate.

During reset all SGPIO pins will be in tri-state. The interface will continue to be in tri-state after reset until the first transmission occurs when software programs the message buffer and sets the transmit bit CTL.TM. The SATA Host controller will initiate the transmission by driving SCLOCK and at the same time drive the SLOAD to '0' prior



to the actual bit stream transmission. The Host will drive SLOAD low for at least 5 SCLOCK then only start the bit stream by driving the SLOAD to high. SLOAD will be driven high for 1 SCLOCK follow by vendor specific pattern that is default to "0000" if software has yet to program the value. A total of 21-bit stream from 7 ports (Port0, Port1, Port2, Port3, Port4 Port5 and Port6) of 3-bit per port LED message will be transmitted on SDATAOUT0 pin after the SLOAD is driven high for 1 SCLOCK. Only 3 ports (Port4, Port5 and Port6) of 9 bit total LED message follow by 12 bits of tri-state value will be transmitted out on SDATAOUT1 pin.

All the default LED message values will be high prior to software setting them, except the Activity LED message that is configured to be hardware driven that will be generated based on the activity from the respective port. All the LED message values will be driven to '1' for the port that is unimplemented as indicated in the Port Implemented register regardless of the software programmed value through the message buffer.

There are 2 different ways of resetting the PCH's SGPIO interface, asynchronous reset and synchronous reset. Asynchronous reset is caused by platform reset to cause the SGPIO interface to be tri-state asynchronously. Synchronous reset is caused by setting the CTL.RESET bit, clearing the GHC.AE bit or HBA reset, where Host Controller will complete the existing full bit stream transmission then only tri-state all the SGPIO pins. After the reset, both synchronous and asynchronous, the SGPIO pins will stay tri-stated.

Note:

The PCH Host Controller does not ensure that it will cause the target SGPIO device or controller to be reset. Software is responsible to keep the PCH SGPIO interface in tristate for 2 second to cause a reset on the target of the SGPIO interface.

#### 5.16.11.2 Message Format

Messages shall be constructed with a one DWord header that describes the message to be sent followed by the actual message contents. The first DWord shall be constructed as follows:

Bit	Description
31:28	Reserved
27:24	Message Type (MTYPE): Specifies the type of the message.  The message types are:  0h = LED  1h = SAF-TE  2h = SES-2  3h = SGPIO (register based interface)  All other values reserved
23:16	Data Size (DSIZE): Specifies the data size in bytes. If the message (enclosure services command) has a data buffer that is associated with it that is transferred, the size of that data buffer is specified in this field. If there is no separate data buffer, this field shall have a value of '0'. The data directly follows the message in the message buffer. For the PCH, this value should always be '0'.
15:8	<b>Message Size (MSIZE):</b> Specifies the size of the message in bytes. The message size does not include the one DWord header. A value of '0' is invalid. For the PCH, the message size is always 4 bytes.
7:0	Reserved



The SAF-TE, SES-2, and SGPIO message formats are defined in the corresponding specifications, respectively. The LED message type is defined in Section 5.16.11.3. It is the responsibility of software to ensure the content of the message format is correct. If the message type is not programmed as 'LED' for this controller, the controller shall not take any action to update its LEDs. Note that for LED message type, the message size is always consisted of 4 bytes.

#### 5.16.11.3 LED Message Type

The LED message type specifies the status of up to three LEDs. Typically, the usage for these LEDs is activity, fault, and locate. Not all implementations necessarily contain all LEDs (for example, some implementations may not have a locate LED). The message identifies the HBA port number and the Port Multiplier port number that the slot status applies to. If a Port Multiplier is not in use with a particular device, the Port Multiplier port number shall be '0'. The format of the LED message type is defined in Table 5-37. The LEDs shall retain their values until there is a following update for that particular slot.


Table 5-37. Multi-activity LED message type

Byte	Description
3-2	Value (VAL): This field describes the state of each LED for a particular location. There are three LEDs that may be supported by the HBA. Each LED has 3 bits of control.  LED values are:  000b - LED shall be off  001b - LED shall be solid on as perceived by human eye  All other values reserved  The LED bit locations are:  Bits 2:0 - Activity LED (may be driven by hardware)  Bits 5:3 - Vendor Specific LED (such as, locate)  Bits 8:6 - Vendor Specific LED (such as, fault)  Bits 15:9 - Reserved  Vendor specific message is:  Bit 3:0 - Vendor Specific Pattern  Bit 15:4 - Reserved  NOTE: If Activity LED Hardware Driven (ATTR.ALHD) bit is set, host will output the hardware LED value sampled internally and will ignore software written activity value on bit [2:0]. Since the PCH Enclosure Management does not support port
	multiplier based LED message, the LED message will be generated independently based on respective port's operation activity. Vendor specific LED values Locate (Bits 5:3) and Fault (Bits 8:6) always are driven by software.  Port Multiplier Information: Specifies slot specific information related to Port
1	Multiplier.  Bits 3:0 specify the Port Multiplier port number for the slot that requires the status update. If a Port Multiplier is not attached to the device in the affected slot, the Port Multiplier port number shall be '0'. Bits 7:4 are reserved. The PCH does not support LED messages for devices behind a Port Multiplier. This byte should be 0.
0	HBA Information: Specifies slot specific information related to the HBA.  Bits 4:0 – HBA port number for the slot that requires the status update.  Bit 5 – If set to '1', value is a vendor specific message that applies to the entire enclosure. If cleared to '0', value applies to the port specified in bits 4:0.  Bits 7:6 – Reserved



## 5.16.11.4 SGPIO Waveform

Figure 5-9. Serial Data transmitted over the SGPIO Interface





#### 5.16.12 External SATA

The PCH supports external SATA. External SATA uses the SATA interface outside of the system box. The usage model for this feature must comply with the Serial ATA II Cables and Connectors Volume 2 Gold specification at www.sata-io.org. Intel validates two configurations:

- 1. The cable-up solution involves an internal SATA cable that connects to the SATA motherboard connector and spans to a back panel PCI bracket with an e-SATA connector. A separate e-SATA cable is required to connect an e-SATA device.
- 2. The back-panel solution involves running a trace to the I/O back panel and connecting a device using an external SATA connector on the board.

# 5.17 High Precision Event Timers

This function provides a set of timers that can be used by the operating system. The timers are defined such that in the future, the operating system may be able to assign specific timers to used directly by spedfic applications. Each timer can be configured to cause a separate interrupt.

The PCH provides eight timers. The timers are implemented as a single counter, each with its own comparator and value register. This counter increases monotonically. Each individual timer can generate an interrupt when the value in its value register matches the value in the main counter.

The registers associated with these timers are mapped to a memory space (much like the I/O APIC). However, it is not implemented as a standard PCI function. The BIOS reports to the operating system the location of the register space. The hardware can support an assignable decode space; however, the BIOS sets this space prior to handing it over to the operating system. It is not expected that the operating system will move the location of these timers once it is set by the BIOS.

# 5.17.1 Timer Accuracy

- 1. The timers are accurate over any 1 ms period to within 0.05% of the time specified in the timer resolution fields.
- 2. Within any 100 microsecond period, the timer reports a time that is up to two ticks too early or too late. Each tick is less than or equal to 100 ns, so this represents an error of less than 0.2%.
- 3. The timer is monotonic. It does not return the same value on two consecutive reads (unless the counter has rolled over and reached the same value).

The main counter is clocked by the 14.31818 MHz clock, synchronized into the 66.666 MHz domain. This results in a non-uniform duty cycle on the synchronized clock, but does have the correct average period. The accuracy of the main counter is as accurate as the 14.31818 MHz clock.



# 5.17.2 Interrupt Mapping

#### Mapping Option #1 (Legacy Replacement Option)

In this case, the Legacy Replacement Rout bit (LEG\_RT\_CNF) is set. This forces the mapping found in Table 5-38.

#### Table 5-38. Legacy Replacement Routing

Timer	8259 Mapping	APIC Mapping	Comment
0	IRQ0	IRQ2	In this case, the 8254 timer will not cause any interrupts
1	IRQ8	IRQ8	In this case, the RTC will not cause any interrupts.
2 & 3	Per IRQ Routing Field.	Per IRQ Routing Field	
4, 5, 6, 7	not available	not available	

**NOTE**: The Legacy Option does not preclude delivery of IRQ0/IRQ8 using direct FSB interrupt messages.

### Mapping Option #2 (Standard Option)

In this case, the Legacy Replacement Rout bit (LEG\_RT\_CNF) is 0. Each timer has its own routing control. The interrupts can be routed to various interrupts in the 8259 or I/O APIC. A capabilities field indicates which interrupts are valid options for routing. If a timer is set for edge-triggered mode, the timers should not be share with any PCI interrupts.

For the PCH, the only supported interrupt values are as follows:

Timer 0 and 1: IRQ20, 21, 22 & 23 (I/O APIC only).

Timer 2: IRQ11 (8259 or I/O APIC) and IRQ20, 21, 22 & 23 (I/O APIC only).

Timer 3: IRQ12 (8259 or I/O APIC) and IRQ 20, 21, 22 & 23 (I/O APIC only).

Interrupts from Timer 4, 5, 6, 7 can only be delivered using direct FSB interrupt messages.

#### 5.17.3 Periodic vs. Non-Periodic Modes

#### Non-Periodic Mode

Timer 0 is configurable to 32 (default) or 64-bit mode, whereas Timers 1, 2 and 3 only support 32-bit mode (See Section 20.1.5).

All of the timers support non-periodic mode.

See Section 2.3.9.2.1 of the IA-PC HPET Specification for a description of this mode.



#### Periodic Mode

Timer 0 is the only timer that supports periodic mode. See Section 2.3.9.2.2 of the *IA-PC HPET Specification* for a description of this mode.

The following usage model is expected:

- 1. Software clears the ENABLE\_CNF bit to prevent any interrupts.
- 2. Software Clears the main counter by writing a value of 00h to it.
- 3. Software sets the TIMERO VAL SET CNF bit.
- 4. Software writes the new value in the TIMERO COMPARATOR VAL register.
- 5. Software sets the ENABLE CNF bit to enable interrupts.

The Timer 0 Comparator Value register cannot be programmed reliably by a single 64-bit write in a 32-bit environment except if only the periodic rate is being changed during run-time. If the actual Timer 0 Comparator Value needs to be reinitialized, then the following software solution will always work regardless of the environment:

- 1. Set TIMERO\_VAL\_SET\_CNF bit.
- 2. Set the lower 32 bits of the Timer0 Comparator Value register.
- 3. Set TIMERO\_VAL\_SET\_CNF bit.
- 4. Set the upper 32 bits of the Timer0 Comparator Value register.

# 5.17.4 Enabling the Timers

The BIOS or operating system PnP code should route the interrupts. This includes the Legacy Rout bit, Interrupt Rout bit (for each timer), interrupt type (to select the edge or level type for each timer)

The Device Driver code should do the following for an available timer:

- 1. Set the Overall Enable bit (Offset 10h, bit 0).
- 2. Set the timer type field (selects one-shot or periodic).
- 3. Set the interrupt enable.
- 4. Set the comparator value.

#### 5.17.5 Interrupt Levels

Interrupts directed to the internal 8259s are active high. See Section 5.9 for information regarding the polarity programming of the I/O APIC for detecting internal interrupts.

If the interrupts are mapped to the 8259 or I/O APIC and set for level-triggered mode, they can be shared with PCI interrupts. They may be shared although it's unlikely for the operating system to attempt to do this.

If more than one timer is configured to share the same IRQ (using the TIMERn\_INT\_ROUT\_CNF fields), then the software must configure the timers to level-triggered mode. Edge-triggered interrupts cannot be shared.



# 5.17.6 Handling Interrupts

If each timer has a unique interrupt and the timer has been configured for edgetriggered mode, then there are no specific steps required. No read is required to process the interrupt.

If a timer has been configured to level-triggered mode, then its interrupt must be cleared by the software. This is done by reading the interrupt status register and writing a 1 back to the bit position for the interrupt to be cleared.

Independent of the mode, software can read the value in the main counter to see how time has passed between when the interrupt was generated and when it was first serviced.

If Timer 0 is set up to generate a periodic interrupt, the software can check to see how much time remains until the next interrupt by checking the timer value register.

#### 5.17.7 Issues Related to 64-Bit Timers with 32-Bit Processors

A 32-bit timer can be read directly using processors that are capable of 32-bit or 64-bit instructions. However, a 32-bit processor may not be able to directly read 64-bit timer. A race condition comes up if a 32-bit processor reads the 64-bit register using two separate 32-bit reads. The danger is that just after reading one half, the other half rolls over and changes the first half.

If a 32-bit processor needs to access a 64-bit timer, it must first halt the timer before reading both the upper and lower 32-bits of the timer. If a 32-bit processor does not want to halt the timer, it can use the 64-bit timer as a 32-bit timer by setting the TIMERn\_32MODE\_CNF bit. This causes the timer to behave as a 32-bit timer. The upper 32-bits are always 0.

Alternatively, software may do a multiple read of the counter while it is running. Software can read the high 32 bits, then the low 32 bits, the high 32 bits again. If the high 32 bits have not changed between the two reads, then a rollover has not happened and the low 32 bits are valid. If the high 32 bits have changed between reads, then the multiple reads are repeated until a valid read is performed.

Note:

On a 64-bit platform, if software attempts a 64 bit read of the 64-bit counter, software must be aware that some platforms may split the 64 bit read into two 32 bit reads. The read maybe inaccurate if the low 32 bits roll over between the high and low reads.



# 5.18 USB EHCI Host Controllers (D29:F0 and D26:F0)

The PCH contains two Enhanced Host Controller Interface (EHCI) host controllers which support up to fourteen USB 2.0 high-speed root ports. USB 2.0 allows data transfers up to 480 Mb/s. USB 2.0 based Debug Port is also implemented in the PCH.

# 5.18.1 EHC Initialization

The following descriptions step through the expected PCH Enhanced Host Controller (EHC) initialization sequence in chronological order, beginning with a complete power cycle in which the suspend well and core well have been off.

#### 5.18.1.1 BIOS Initialization

BIOS performs a number of platform customization steps after the core well has powered up. Contact your Intel Field Representative for additional PCH BIOS information.

#### 5.18.1.2 Driver Initialization

See Chapter 4 of the *Enhanced Host Controller Interface Specification for Universal Serial Bus*, Revision 1.0.

#### 5.18.1.3 EHC Resets

In addition to the standard PCH hardware resets, portions of the EHC are reset by the HCRESET bit and the transition from the  $D3_{HOT}$  device power management state to the D0 state. The effects of each of these resets are:

Reset	Does Reset	Does not Reset	Comments	
HCRESET bit set.	Memory space registers except Structural Parameters (which is written by BIOS).	Configuration registers.	The HCRESET must only affect registers that the EHCI driver controls. PCI Configuration space and BIOS-programmed parameters can not be reset.	
Software writes the Device Power State from D3 <sub>HOT</sub> (11b) to D0 (00b).	Core well registers (except BIOS- programmed registers).	Suspend well registers; BIOS-programmed core well registers.	The D3-to-D0 transition must not cause wake information (suspend well) to be lost. It also must not clear BIOS-programmed registers because BIOS may not be invoked following the D3-to-D0 transition.	

If the detailed register descriptions give exceptions to these rules, those exceptions override these rules. This summary is provided to help explain the reasons for the reset policies.

# 5.18.2 Data Structures in Main Memory

See Section 3 and Appendix B of the *Enhanced Host Controller Interface Specification* for Universal Serial Bus, Revision 1.0 for details.



#### 5.18.3 USB 2.0 Enhanced Host Controller DMA

The PCH USB 2.0 EHC implements three sources of USB packets. They are, in order of priority on USB during each microframe:

- 1. The USB 2.0 Debug Port (see Section USB 2.0 Based Debug Port),
- 2. The Periodic DMA engine, and
- 3. The Asynchronous DMA engine.

The PCH always performs any currently-pending debug port transaction at the beginning of a microframe, followed by any pending periodic traffic for the current microframe. If there is time left in the microframe, then the EHC performs any pending asynchronous traffic until the end of the microframe (EOF1). Note that the debug port traffic is only presented on Port #1 and Port #9, while the other ports are idle during this time.

# 5.18.4 Data Encoding and Bit Stuffing

See Chapter 8 of the Universal Serial Bus Specification, Revision 2.0.

#### 5.18.5 Packet Formats

See Chapter 8 of the Universal Serial Bus Specification, Revision 2.0.

The PCH EHCI allows entrance to USB test modes, as defined in the USB 2.0 specification, including Test J, Test Packet, etc. However note that the PCH Test Packet test mode interpacket gap timing may not meet the USB 2.0 specification.

# 5.18.6 USB 2.0 Interrupts and Error Conditions

Section 4 of the *Enhanced Host Controller Interface Specification for Universal Serial Bus*, Revision 1.0 goes into detail on the EHC interrupts and the error conditions that cause them. All error conditions that the EHC detects can be reported through the EHCI Interrupt status bits. Only PCH-specific interrupt and error-reporting behavior is documented in this section. The EHCI Interrupts Section must be read first, followed by this section of the datasheet to fully comprehend the EHC interrupt and error-reporting functionality.

- Based on the EHC Buffer sizes and buffer management policies, the Data Buffer Error can never occur on the PCH.
- Master Abort and Target Abort responses from hub interface on EHC-initiated read packets will be treated as Fatal Host Errors. The EHC halts when these conditions are encountered.
- The PCH may assert the interrupts which are based on the interrupt threshold as soon as the status for the last complete transaction in the interrupt interval has been posted in the internal write buffers. The requirement in the *Enhanced Host* Controller Interface Specification for Universal Serial Bus, Revision 1.0 (that the status is written to memory) is met internally, even though the write may not be seen on DMI before the interrupt is asserted.
- Since the PCH supports the 1024-element Frame List size, the Frame List Rollover interrupt occurs every 1024 milliseconds.
- The PCH delivers interrupts using PIRQH#.
- The PCH does not modify the CERR count on an Interrupt IN when the "Do Complete-Split" execution criteria are not met.
- For complete-split transactions in the Periodic list, the "Missed Microframe" bit does
  not get set on a control-structure-fetch that fails the late-start test. If subsequent
  accesses to that control structure do not fail the late-start test, then the "Missed
  Microframe" bit will get set and written back.



#### 5.18.6.1 Aborts on USB 2.0-Initiated Memory Reads

If a read initiated by the EHC is aborted, the EHC treats it as a fatal host error. The following actions are taken when this occurs:

- The Host System Error status bit is set.
- The DMA engines are halted after completing up to one more transaction on the USB interface.
- If enabled (by the Host System Error Enable), then an interrupt is generated.
- If the status is Master Abort, then the Received Master Abort bit in configuration space is set.
- If the status is Target Abort, then the Received Target Abort bit in configuration space is set.
- If enabled (by the SERR Enable bit in the function's configuration space), then the Signaled System Error bit in configuration bit is set.

# 5.18.7 USB 2.0 Power Management

#### 5.18.7.1 Pause Feature

This feature allows platforms to dynamically enter low-power states during brief periods when the system is idle (that is, between keystrokes). This is useful for enabling power management features in the PCH. The policies for entering these states typically are based on the recent history of system bus activity to incrementally enter deeper power management states. Normally, when the EHC is enabled, it regularly accesses main memory while traversing the DMA schedules looking for work to do; this activity is viewed by the power management software as a non-idle system, thus preventing the power managed states to be entered. Suspending all of the enabled ports can prevent the memory accesses from occurring, but there is an inherent latency overhead with entering and exiting the suspended state on the USB ports that makes this unacceptable for the purpose of dynamic power management. As a result, the EHCI software drivers are allowed to pause the EHC DMA engines when it knows that the traffic patterns of the attached devices can afford the delay. The pause only prevents the EHC from generating memory accesses; the SOF packets continue to be generated on the USB ports (unlike the suspended state).

#### 5.18.7.2 Suspend Feature

The Enhanced Host Controller Interface (EHCI) For Universal Serial Bus Specification, Section 4.3 describes the details of Port Suspend and Resume.



#### 5.18.7.3 ACPI Device States

The USB 2.0 function only supports the D0 and D3 PCI Power Management states. Notes regarding the PCH implementation of the Device States:

- 1. The EHC hardware does not inherently consume any more power when it is in the D0 state than it does in the D3 state. However, software is required to suspend or disable all ports prior to entering the D3 state such that the maximum power consumption is reduced.
- 2. In the D0 state, all implemented EHC features are enabled.
- 3. In the D3 state, accesses to the EHC memory-mapped I/O range will master abort. Note that, since the Debug Port uses the same memory range, the Debug Port is only operational when the EHC is in the D0 state.
- 4. In the D3 state, the EHC interrupt must never assert for any reason. The internal PME# signal is used to signal wake events, etc.
- 5. When the Device Power State field is written to D0 from D3, an internal reset is generated. See section EHC Resets for general rules on the effects of this reset.
- 6. Attempts to write any other value into the Device Power State field other than 00b (D0 state) and 11b (D3 state) will complete normally without changing the current value in this field.

#### 5.18.7.4 ACPI System States

The EHC behavior as it relates to other power management states in the system is summarized in the following list:

- The System is always in the S0 state when the EHC is in the D0 state. However, when the EHC is in the D3 state, the system may be in any power management state (including S0).
- When in D0, the Pause feature (See Section 5.18.7.1) enables dynamic processor low-power states to be entered.
- The PLL in the EHC is disabled when entering the S3/S4/S5 states (core power turns off).
- All core well logic is reset in the S3/S4/S5 states.

# 5.18.8 USB 2.0 Legacy Keyboard Operation

The PCH must support the possibility of a keyboard downstream from either a full-speed/low-speed or a high-speed port. The description of the legacy keyboard support is unchanged from USB 1.1.

The EHC provides the basic ability to generate SMIs on an interrupt event, along with more sophisticated control of the generation of SMIs.



# 5.18.9 USB 2.0 Based Debug Port

The PCH supports the elimination of the legacy COM ports by providing the ability for new debugger software to interact with devices on a USB 2.0 port.

High-level restrictions and features are:

- Operational before USB 2.0 drivers are loaded.
- Functions even when the port is disabled.
- Allows normal system USB 2.0 traffic in a system that may only have one USB port.
- Debug Port device (DPD) must be high-speed capable and connect directly to Port 1 and Port 9 on PCH-based systems (such as, the DPD cannot be connected to Port 1/Port 9 through a hub. When a DPD is detected the PCH EHCI will bypass the integrated Rate Matching Hub and connect directly to the port and the DPD.).
- Debug Port FIFO always makes forward progress (a bad status on USB is simply presented back to software).
- The Debug Port FIFO is only given one USB access per microframe.

The Debug port facilitates operating system and device driver debug. It allows the software to communicate with an external console using a USB 2.0 connection. Because the interface to this link does not go through the normal USB 2.0 stack, it allows communication with the external console during cases where the operating system is not loaded, the USB 2.0 software is broken, or where the USB 2.0 software is being debugged. Specific features of this implementation of a debug port are:

- Only works with an external USB 2.0 debug device (console)
- · Implemented for a specific port on the host controller
- Operational anytime the port is not suspended AND the host controller is in D0 power state.
- Capability is interrupted when port is driving USB RESET



#### 5.18.9.1 Theory of Operation

There are two operational modes for the USB debug port:

- 1. Mode 1 is when the USB port is in a disabled state from the viewpoint of a standard host controller driver. In Mode 1, the Debug Port controller is required to generate a "keepalive" packets less than 2 ms apart to keep the attached debug device from suspending. The keepalive packet should be a standalone 32-bit SYNC field.
- 2. Mode 2 is when the host controller is running (that is, host controller's Run/Stop# bit is 1). In Mode 2, the normal transmission of SOF packets will keep the debug device from suspending.

#### **Behavioral Rules**

- 1. In both modes 1 and 2, the Debug Port controller must check for software requested debug transactions at least every 125 microseconds.
- 2. If the debug port is enabled by the debug driver, and the standard host controller driver resets the USB port, USB debug transactions are held off for the duration of the reset and until after the first SOF is sent.
- 3. If the standard host controller driver suspends the USB port, then USB debug transactions are held off forthe duration of the suspend/resume sequence and until after the first SOF is sent.
- 4. The ENABLED\_CNT bit in the debug register space is independent of the similar port control bit in the associated Port Status and Control register.

Table 5-39 shows the debug port behavior related to the state of bits in the debug registers as well as bits in the associated Port Status and Control register.

Table 5-39. Debug Port Behavior

OWNER_CNT	ENABLED_CT	Port Enable	Run / Stop	Suspend	Debug Port Behavior
0	Х	Х	Х	Х	Debug port is not being used. Normal operation.
1	0	Х	Х	Х	Debug port is not being used. Normal operation.
1	1	0	0	Х	Debug port in Mode 1. SYNC keepalives sent plus debug traffic
1	1	0	1	×	Debug port in Mode 2. SOF (and only SOF) is sent as keepalive. Debug traffic is also sent. Note that no other normal traffic is sent out this port, because the port is not enabled.
1	1	1	0	0	Invalid. Host controller driver should never put controller into this state (enabled, not running and not suspended).
1	1	1	0	1	Port is suspended. No debug traffic sent.
1	1	1	1	0	Debug port in Mode 2. Debug traffic is interspersed with normal traffic.
1	1	1	1	1	Port is suspended. No debug traffic sent.



#### 5.18.9.1.1 OUT Transactions

An Out transaction sends data to the debug device. It can occur only when the following are true:

- The debug port is enabled
- The debug software sets the GO\_CNT bit
- The WRITE\_READ#\_CNT bit is set

The sequence of the transaction is:

- 1. Software sets the appropriate values in the following bits:
  - USB\_ADDRESS\_CNF
  - USB\_ENDPOINT\_CNF
  - DATA\_BUFFER[63:0]
  - TOKEN\_PID\_CNT[7:0]
  - SEND\_PID\_CNT[15:8]
  - DATA\_LEN\_CNT
  - WRITE\_READ#\_CNT: (note: this will always be 1 for OUT transactions)
  - GO\_CNT: (note: this will always be 1 to initiate the transaction)
- 2. The debug port controller sends a token packet consisting of:
  - SYNC
  - TOKEN\_PID\_CNT field
  - USB\_ADDRESS\_CNT field
  - USB ENDPOINT CNT ifeld
  - 5-bit CRC field
- 3. After sending the token packet, the debug port controller sends a data packet consisting of:
  - SYNC
  - SEND\_PID\_CNT field
  - The number of data bytes indicated in DATA\_LEN\_CNT from the DATA\_BUFFER
  - 16-bit CRC

**NOTE**: A DATA\_LEN\_CNT value of 0 is valid in which case no data bytes would be included in the packet.

- 4. After sending the data packet, the controller waits for a handshake response from the debug device.
  - If a handshake is received, the debug port controller:
    - a. Places the received PID in the RECEIVED PID STS field
    - b. Resets the ERROR\_GOOD#\_STS bit
    - c. Sets the DONE\_STS bit
  - If no handshake PID is received, the debug port controller:
    - a. Sets the EXCEPTION STS field to 001b
    - b. Sets the ERROR\_GOOD#\_STS bit
    - c. Sets the DONE STS bit



#### 5.18.9.1.2 IN Transactions

An IN transaction receives data from the debug device. It can occur only when the following are true:

- · The debug port is enabled
- The debug software sets the GO\_CNT bit
- The WRITE\_READ#\_CNT bit is reset

The sequence of the transaction is:

- 1. Software sets the appropriate values in the following bits:
  - USB\_ADDRESS\_CNF
  - USB\_ENDPOINT\_CNF
  - TOKEN\_PID\_CNT[7:0]
  - DATA\_LEN\_CNT
  - WRITE\_READ#\_CNT: (note: this will always be 0 for IN transactions)
  - GO\_CNT: (note: this will always be 1 to initiate the transaction)
- 2. The debug port controller sends a token packet consisting of:
  - SYNC
  - TOKEN\_PID\_CNT field
  - USB\_ADDRESS\_CNT field
  - USB\_ENDPOINT\_CNT field
  - 5-bit CRC field.
- 3. After sending the token packet, the debug port controller waits for a response from the debug device.

If a response is received:

- The received PID is placed into the RECEIVED\_PID\_STS field
- Any subsequent bytes are placed into the DATA\_BUFFER
- The DATA\_LEN\_CNT field is updated to show the number of bytes that were received after the PID.
- 4. If a valid packet was received from the device that was one byte in length (indicating it was a handshake packet), then the debug port controller:
  - Resets the ERROR\_GOOD#\_STS bit
  - Sets the DONE\_STS bit
- 5. If a valid packet was received from the device that was more than one byte in length (indicating it was a data packet), then the debug port controller:
  - Transmits an ACK handshake packet
  - Resets the ERROR\_GOOD#\_STS bit
  - Sets the DONE\_STS bit
- 6. If no valid packet is received, then the debug port controller:
  - Sets the EXCEPTION\_STS field to 001b
  - Sets the ERROR\_GOOD#\_STS bit
  - Sets the DONE\_STS bit.



#### 5.18.9.1.3 Debug Software

#### **Enabling the Debug Port**

There are two mutually exclusive conditions that debug software must address as part of its startup processing:

- The EHCI has been initialized by system software
- The EHCI has not been initialized by system software

Debug software can determine the current 'initialized' state of the EHCI by examining the Configure Flag in the EHCI USB 2.0 Command Register. If this flag is set, then system software has initialized the EHCI. Otherwise, the EHCI should not be considered initialized. Debug software will initialize the debug port registers depending on the state of the EHCI. However, before this can be accomplished, debug software must determine which root USB port is designated as the debug port.

#### **Determining the Debug Port**

Debug software can easily determine which USB root port has been designated as the debug port by examining bits 20:23 of the EHCI Host Controller Structural Parameters register. This 4-bit field represents the numeric value assigned to the debug port (that is, 0001=port 1).

#### Debug Software Startup with Non-Initialized EHCI

Debug software can attempt to use the debug port if after setting the OWNER\_CNT bit, the Current Connect Status bit in the appropriate (See *Determining the Debug Port Presence*) PORTSC register is set. If the Current Connect Status bit is not set, then debug software may choose to terminate or it may choose to wait until a device is connected.

If a device is connected to the port, then debug software must reset/enable the port. Debug software does this by setting and then clearing the Port Reset bit the PORTSC register. To ensure a successful reset, debug software should wait at least 50 ms before clearing the Port Reset bit. Due to possible delays, this bit may not change to 0 immediately; reset is complete when this bit reads as 0. Software must not continue until this bit reads 0.

If a high-speed device is attached, the EHCI will automatically set the Port Enabled/ Disabled bit in the PORTSC register and the debug software can proceed. Debug software should set the ENABLED\_CNT bit in the Debug Port Control/Status register, and then reset (clear) the Port Enabled/Disabled bit in the PORTSC register (so that the system host controller driver does not see an enabled port when it is first loaded).

#### Debug Software Startup with Initialized EHCI

Debug software can attempt to use the debug port if the Current Connect Status bit in the appropriate (See Determining the Debug Port) PORTSC register is set. If the Current Connect Status bit is not set, then debug software may choose to terminate or it may choose to wait until a device is connected.

If a device is connected, then debug software must set the OWNER\_CNT bit and then the ENABLED\_CNT bit in the Debug Port Control/Status register.

#### **Determining Debug Peripheral Presence**

After enabling the debug port functionality, debug software can determine if a debug peripheral is attached by attempting to send data to the debug peripheral. If all attempts result in an error (Exception bits in the Debug Port Control/Status register indicates a Transaction Error), then the attached device is not a debug peripheral. If the debug port peripheral is not present, then debug software may choose to terminate or it may choose to wait until a debug peripheral is connected.



# 5.18.10 EHCI Caching

EHCI Caching is a power management feature in the USB (EHCI) host controllers which enables the controller to execute the schedules entirely in cache and eliminates the need for the DMA engine to access memory when the schedule is idle. EHCI caching allows the processor to maintain longer C-state residency times and provides substantial system power savings.

#### 5.18.11 USB Pre-Fetch Based Pause

The Pre-Fetch Based Pause is a power management feature in USB (EHCI) host controllers to ensure maximum C3/C4 processor power state time with C2 popup. This feature applies to the period schedule, and works by allowing the DMA engine to identify periods of idleness and preventing the DMA engine from accessing memory when the periodic schedule is idle. Typically in the presence of periodic devices with multiple millisecond poll periods, the periodic schedule will be idle for several frames between polls.

The USB Pre-Fetch Based Pause feature is disabled by setting bit 4 of EHCI Configuration Register Section 16.2.1.

# 5.18.12 Function Level Reset Support (FLR)

The USB EHCI Controllers support the Function Level Reset (FLR) capability. The FLR capability can be used in conjunction with Intel® Virtualization Technology. FLR allows an Operating System in a Virtual Machine to have complete control over a device, including its initialization, without interfering with the rest of the platform. The device provides a software interface that enables the Operating System to reset the whole device as if a PCI reset was asserted.

#### 5.18.12.1 FLR Steps

#### 5.18.12.1.1 FLR Initialization

- 1. A FLR is initiated by software writing a '1' to the Initiate FLR bit.
- 2. All subsequent requests targeting the Function will not be claimed and will be Master Abort Immediate on the bus. This includes any configuration, I/O or Memory cycles, however, the Function shall continue to accept completions targeting the Function.

# 5.18.12.1.2 FLR Operation

The Function will Reset all configuration, I/O and memory registers of the Function except those indicated otherwise and reset all internal states of the Function to the default or initial condition.

#### 5.18.12.1.3 FLR Completion

The Initiate FLR bit is reset (cleared) when the FLR reset is completed. This bit can be used to indicate to the software that the FLR reset is completed.

**Note:** From the time Initiate FLR bit is written to 1, software must wait at least 100 ms before accessing the function.



# 5.18.13 USB Overcurrent Protection

The PCH has implemented programmable USB Overcurrent signals. The PCH provides a total of 8 overcurrent pins to be shared across the 14 ports.

Four overcurrent signals have been allocated to the ports in each USB Device:

- OC[3:0]# for Device 29 (Ports 0-7)
- OC[7:4]# for Device 26 (Ports 8-13)

Each pin is mapped to one or more ports by setting bits in the USBOCM1 and USBOCM2 registers. See Section 10.1.68 and Section 10.1.69. It is system BIOS' responsibility to ensure that each port is mapped to only one over current pin. Operation with more than one overcurrent pin mapped to a port is undefined. It is expected that multiple ports are mapped to a single overcurrent pin, however they should be connected at the port and not at the PCH pin. Shorting these pins together may lead to reduced test capabilities. By default, two ports are routed to each of the OC[6:0]# pins. OC7# is not used by default.

### NOTES:

- 1. All USB ports routed out of the package must have Overcurrent protection. It is system BIOS responsibility to ensure all used ports have OC protection
- 2. USB Ports that are unused on the system (not routed out from the package) should not have OC pins assigned to them




# 5.19 Integrated USB 2.0 Rate Matching Hub

# **5.19.1 Overview**

The PCH has integrated two USB 2.0 Rate Matching Hubs (RMH). One hub is connected to each of the EHCI controllers as shown in the figure below. The Hubs convert low and full-speed traffic into high-speed traffic. When the RMHs are enabled, they will appear to software like an external hub is connected to Port 0 of each EHCI controller. In addition, port 1 of each of the RMHs is muxed with Port 1 of the EHCI controllers and is able to bypass the RMH for use as the Debug Port.

The hub operates like any USB 2.0 Discrete Hub and will consume one tier of hubs allowed by the USB 2.0 Spec. section 4.1.1. A maximum of four additional non-root hubs can be supported on any of the PCH USB Ports. The RMH will report the following Vendor ID = 8087h and  $Product\ ID = 0020h$ .

Figure 5-10. EHCI with USB 2.0 with Rate Matching Hub



# 5.19.2 Architecture

A hub consists of three components: the Hub Repeater, the Hub Controller, and the Transaction Translator.

- The Hub Repeater is responsible for connectivity setup and tear-down. It also supports exception handling, such as bus fault detection and recovery and connect/ disconnect detect.
- 2. The Hub Controller provides the mechanism for host-to-hub communication. Hubspecific status and control commands permit the host to configure a hub and to monitor and control its individual downstream facing ports.
- 3. The Transaction Translator (TT) responds to high-speed split transactions and translates them to full-/low-speed transactions with full-/low-speed devices attached on downstream facing ports. There is 1 TT per RMH in the PCH.

See chapter 11 of the USB 2.0 Specification for more details on the architecture of the hubs.



# 5.20 SMBus Controller (D31:F3)

The PCH provides an System Management Bus (SMBus) 2.0 host controller as well as an SMBus Slave Interface. The host controller provides a mechanism for the processor to initiate communications with SMBus peripherals (slaves). The PCH is also capable of operating in a mode in which it can communicate with I<sup>2</sup>C compatible devices.

The PCH can perform SMBus messages with either packet error checking (PEC) enabled or disabled. The actual PEC calculation and checking is performed in hardware by the PCH.

The Slave Interface allows an external master to read from or write to the PCH. Write cycles can be used to cause certain events or pass messages, and the read cycles can be used to determine the state of various status bits. The PCH's internal host controller cannot access the PCH's internal Slave Interface.

The PCH SMBus logic exists in Device 31:Function 3 configuration space, and consists of a transmit data path, and host controller. The transmit data path provides the data flow logic needed to implement the seven different SMBus command protocols and is controlled by the host controller. The PCH's SMBus controller logic is clocked by RTC clock.

The SMBus Address Resolution Protocol (ARP) is supported by using the existing host controller commands through software, except for the new Host Notify command (which is actually a received message).

The programming model of the host controller is combined into two portions: a PCI configuration portion, and a system I/O mapped portion. All static configuration, such as the I/O base address, is done using the PCI configuration space. Real-time programming of the Host interface is done in system I/O space.

The PCH SMBus host controller checks for parity errors as a target. If an error is detected, the detected parity error bit in the PCI Status Register (Device 31:Function 3:Offset 06h:bit 15) is set. If bit 6 and bit 8 of the PCI Command Register (Device 31:Function 3:Offset 04h) are set, an SERR# is generated and the signaled SERR# bit in the PCI Status Register (bit 14) is set.

# 5.20.1 Host Controller

The SMBus host controller is used to send commands to other SMBus slave devices. Software sets up the host controller with an address, command, and, for writes, data and optional PEC; and then tells the controller to start. When the controller has finished transmitting data on writes, or receiving data on reads, it generates an SMI# or interrupt, if enabled.

The host controller supports 8 command protocols of the SMBus interface (see *System Management Bus (SMBus) Specification, Version 2.0*): Quick Command, Send Byte, Receive Byte, Write Byte/Word, Read Byte/Word, Process Call, Block Read/Write, Block Write-Block Read Process Call, and Host Notify.

The SMBus host controller requires that the various data and command fields be setup for the type of command to be sent. When software sets the START bit, the SMBus Host controller performs the requested transaction, and interrupts the processor (or generates an SMI#) when the transaction is completed. Once a START command has been issued, the values of the "active registers" (Host Control, Host Command, Transmit Slave Address, Data 0, Data 1) should not be changed or read until the interrupt status message (INTR) has been set (indicating the completion of the command). Any register values needed for computation purposes should be saved prior to issuing of a new command, as the SMBus host controller updates all registers while completing the new command.



The PCH supports the *System Management Bus (SMBus) Specification, Version 2.0.* Slave functionality, including the Host Notify protocol, is available on the SMBus pins. The SMLink and SMBus signals can be tied together externally depending on TCO mode used. See Section 5.14.2 for more details.

Using the SMB host controller to send commands to the PCH SMB slave port is not supported.

# 5.20.1.1 Command Protocols

In all of the following commands, the Host Status Register (offset 00h) is used to determine the progress of the command. While the command is in operation, the HOST\_BUSY bit is set. If the command completes successfully, the INTR bit will be set in the Host Status Register. If the device does not respond with an acknowledge, and the transaction times out, the DEV\_ERR bit is set. If software sets the KILL bit in the Host Control Register while the command is running, the transaction will stop and the FAILED bit will be set.

### **Quick Command**

When programmed for a Quick Command, the Transmit Slave Address Register is sent. The PEC byte is never appended to the Quick Protocol. Software should force the PEC\_EN bit to 0 when performing the Quick Command. Software must force the I2C\_EN bit to 0 when running this command. See section 5.5.1 of the *System Management Bus (SMBus) Specification*, Version 2.0 for the format of the protocol.

# Send Byte / Receive Byte

For the Send Byte command, the Transmit Slave Address and Device Command Registers are sent. For the Receive Byte command, the Transmit Slave Address Register is sent. The data received is stored in the DATAO register. Software must force the I2C\_EN bit to 0 when running this command.

The Receive Byte is similar to a Send Byte, the only difference is the direction of data transfer. See sections 5.5.2 and 5.5.3 of the *System Management Bus (SMBus) Specification*, Version 2.0 for the format of the protocol.

# Write Byte/Word

The first byte of a Write Byte/Word access is the command code. The next 1 or 2 bytes are the data to be written. When programmed for a Write Byte/Word command, the Transmit Slave Address, Device Command, and Data0 Registers are sent. In addition, the Data1 Register is sent on a Write Word command. Software must force the I2C\_EN bit to 0 when running this command. See section 5.5.4 of the *System Management Bus (SMBus) Specification*, Version 2.0 for the format of the protocol.

# Read Byte/Word

Reading data is slightly more complicated than writing data. First the PCH must write a command to the slave device. Then it must follow that command with a repeated start condition to denote a read from that device's address. The slave then returns 1 or 2 bytes of data. Software must force the I2C\_EN bit to 0 when running this command.

When programmed for the read byte/word command, the Transmit Slave Address and Device Command Registers are sent. Data is received into the DATA0 on the read byte, and the DATO and DATA1 registers on the read word. See section 5.5.5 of the *System Management Bus (SMBus) Specification*, Version 2.0 for the format of the protocol.



### **Process Call**

The process call is so named because a command sends data and waits for the slave to return a value dependent on that data. The protocol is simply a Write Word followed by a Read Word, but without a second command or stop condition.

When programmed for the Process Call command, the PCH transmits the Transmit Slave Address, Host Command, DATA0 and DATA1 registers. Data received from the device is stored in the DATA0 and DATA1 registers. The Process Call command with I2C\_EN set and the PEC\_EN bit set produces undefined results. Software must force either I2C\_EN or PEC\_EN to 0 when running this command. See section 5.5.6 of the System Management Bus (SMBus) Specification, Version 2.0 for the format of the protocol.

**Note:** For process call command, the value written into bit 0 of the Transmit Slave Address

Register (SMB I/O register, offset 04h) needs to be 0.

If the I2C\_EN bit is set, the protocol sequence changes slightly: the Command Code (bits 18:11 in the bit sequence) are not sent - as a result, the slave will not

acknowledge (bit 19 in the sequence).

# **Block Read/Write**

The PCH contains a 32-byte buffer for read and write data which can be enabled by setting bit 1 of the Auxiliary Control register at offset 0Dh in I/O space, as opposed to a single byte of buffering. This 32-byte buffer is filled with write data before transmission, and filled with read data on reception. In the PCH, the interrupt is generated only after a transmission or reception of 32 bytes, or when the entire byte count has been transmitted/received.

The byte count field is transmitted but ignored by the PCH as software will end the transfer after all bytes it cares about have been sent or received.

For a Block Write, software must either force the I2C\_EN bit or both the PEC\_EN and AAC bits to 0 when running this command.

The block write begins with a slave address and a write condition. After the command code the PCH issues a byte count describing how many more bytes will follow in the message. If a slave had 20 bytes to send, the first byte would be the number 20 (14h), followed by 20 bytes of data. The byte count may not be 0. A Block Read or Write is allowed to transfer a maximum of 32 data bytes.

When programmed for a block write command, the Transmit Slave Address, Device Command, and Data0 (count) registers are sent. Data is then sent from the Block Data Byte register; the total data sent being the value stored in the Data0 Register. On block read commands, the first byte received is stored in the Data0 register, and the remaining bytes are stored in the Block Data Byte register. See section 5.5.7 of the *System Management Bus (SMBus) Specification*, Version 2.0 for the format of the protocol.

For Block Write, if the I2C\_EN bit is set, the format of the command changes slightly. The PCH will still send the number of bytes (on writes) or receive the number of bytes (on reads) indicated in the DATA0 register. However, it will not send the contents of the DATA0 register as part of the message. Also, the Block Write protocol sequence changes slightly: the Byte Count (bits 27:20 in the bit sequence) are not sent - as a result, the slave will not acknowledge (bit 28 in the sequence).

Datasheet 221

Note:

Note:



# I<sup>2</sup>C Read

This command allows the PCH to perform block reads to certain  $I^2C$  devices, such as serial  $E^2PROMs$ . The SMBus Block Read supports the 7-bit addressing mode only.

However, this does not allow access to devices using the  $I^2C$  "Combined Format" that has data bytes after the address. Typically these data bytes correspond to an offset (address) within the serial memory chips.

# Note:

This command is supported independent of the setting of the I2C\_EN bit. The  $\rm I^2C$  Read command with the PEC\_EN bit set produces undefined results. Software must force both the PEC\_EN and AAC bit to 0 when running this command.

For I<sup>2</sup>C Read command, the value written into bit 0 of the Transmit Slave Address Register (SMB I/O register, offset 04h) needs to be 0.

The format that is used for the command is shown in Table 5-40.

# Table 5-40. I<sup>2</sup>C Block Read

Bit	Description
1	Start
8:2	Slave Address—7 bits
9	Write
10	Acknowledge from slave
18:11	Send DATA1 register
19	Acknowledge from slave
20	Repeated Start
27:21	Slave Address—7 bits
28	Read
29	Acknowledge from slave
37:30	Data byte 1 from slave—8 bits
38	Acknowledge
46:39	Data byte 2 from slave—8 bits
47	Acknowledge
_	Data bytes from slave / Acknowledge
-	Data byte N from slave—8 bits
-	NOT Acknowledge
_	Stop

The PCH will continue reading data from the peripheral until the NAK is received.



### Block Write-Block Read Process Call

The block write-block read process call is a two-part message. The call begins with a slave address and a write condition. After the command code the host issues a write byte count (M) that describes how many more bytes will be written in the first part of the message. If a master has 6 bytes to send, the byte count field will have the value 6 (0000 0110b), followed by the 6 bytes of data. The write byte count (M) cannot be 0.

The second part of the message is a block of read data beginning with a repeated start condition followed by the slave address and a Read bit. The next byte is the read byte count (N), which may differ from the write byte count (M). The read byte count (N) cannot be 0.

The combined data payload must not exceed 32 bytes. The byte length restrictions of this process call are summarized as follows:

- M ≥ 1 byte
- $N \ge 1$  byte
- M + N≤ 32 bytes

The read byte count does not include the PEC byte. The PEC is computed on the total message beginning with the first slave address and using the normal PEC computational rules. It is highly recommended that a PEC byte be used with the Block Write-Block Read Process Call. Software must do a read to the command register (offset 2h) to reset the 32 byte buffer pointer prior to reading the block data register.

Note that there is no STOP condition before the repeated START condition, and that a NACK signifies the end of the read transfer.

Note:

E32B bit in the Auxiliary Control register must be set when using this protocol.

See section 5.5.8 of the *System Management Bus (SMBus) Specification*, Version 2.0 for the format of the protocol.

# 5.20.2 Bus Arbitration

Several masters may attempt to get on the bus at the same time by driving the SMBDATA line low to signal a start condition. The PCH continuously monitors the SMBDATA line. When the PCH is attempting to drive the bus to a 1 by letting go of the SMBDATA line, and it samples SMBDATA low, then some other master is driving the bus and the PCH will stop transferring data.

If the PCH sees that it has lost arbitration, the condition is called a collision. The PCH will set the BUS\_ERR bit in the Host Status Register, and if enabled, generate an interrupt or SMI#. The processor is responsible for restarting the transaction.

When the PCH is a SMBus master, it drives the clock. When the PCH is sending address or command as an SMBus master, or data bytes as a master on writes, it drives data relative to the clock it is also driving. It will not start toggling the clock until the start or stop condition meets proper setup and hold time. The PCH will also ensure minimum time between SMBus transactions as a master.

Note:

The PCH supports the same arbitration protocol for both the SMBus and the System Management (SMLink) interfaces.



# 5.20.3 Bus Timing

# 5.20.3.1 Clock Stretching

Some devices may not be able to handle their clock toggling at the rate that the PCH as an SMBus master would like. They have the capability of stretching the low time of the clock. When the PCH attempts to release the clock (allowing the clock to go high), the clock will remain low for an extended period of time.

The PCH monitors the SMBus clock line after it releases the bus to determine whether to enable the counter for the high time of the clock. While the bus is still low, the high time counter must not be enabled. Similarly, the low period of the clock can be stretched by an SMBus master if it is not ready to send or receive data.

# 5.20.3.2 Bus Time Out (The PCH as SMBus Master)

If there is an error in the transaction, such that an SMBus device does not signal an acknowledge, or holds the clock lower than the allowed time-out time, the transaction will time out. The PCH will discard the cycle and set the DEV\_ERR bit. The time out minimum is 25 ms (800 RTC clocks). The time-out counter inside the PCH will start after the last bit of data is transferred by the PCH and it is waiting for a response.

The 25 ms timeout counter will not count under the following conditions:

- 1. BYTE DONE STATUS bit (SMBus I/O Offset 00h, bit 7) is set
- 2. The SECOND\_TO\_STS bit (TCO I/O Offset 06h, bit 1) is not set (this indicates that the system has not locked up).

# 5.20.4 Interrupts / SMI#

The PCH SMBus controller uses PIRQB# as its interrupt pin. However, the system can alternatively be set up to generate SMI# instead of an interrupt, by setting the SMBUS SMI EN bit (Device 31:Function 0:Offset 40h:bit 1).

Table 5-42 and Table 5-43 specify how the various enable bits in the SMBus function control the generation of the interrupt, Host and Slave SMI, and Wake internal signals. The rows in the tables are additive, which means that if more than one row is true for a particular scenario then the Results for all of the activated rows will occur.

### Table 5-41. Enable for SMBALERT#

Event	INTREN (Host Control I/O Register, Offset 02h, Bit 0)	SMB_SMI_EN (Host Configuration Register, D31:F3:Offset 40h, Bit 1)	SMBALERT_DIS (Slave Command I/O Register, Offset 11h, Bit 2)	Result
	Х	X	Х	Wake enerated
SMBALERT# asserted low (always reported in Host Status Register, Bit 5)	Х	X 1 0		Slave SMI# generated (SMBUS_SMI_STS)
	1	0	0	Interrupt generated

224 Datasheet

g



Table 5-42. Enables for SMBus Slave Write and SMBus Host Events

Event	INTREN (Host Control I/O Register, Offset 02h, Bit 0)	SMB_SMI_EN (Host Configuration Register, D31:F3:Offset 40h, Bit1)	Event
Slave Write to Wake/ SMI# Command	Х	Х	Wake generated when asleep. Slave SMI# generated when awake (SMBUS_SMI_STS).
Slave Write to SMLINK_SLAVE_SMI Command	Х	Х	Slave SMI# generated when in the S0 state (SMBUS_SMI_STS)
Any combination of	0	Х	None
Host Status Register	1	0	Interrupt generated
[4:1] asserted	1	1	Host MI# enerated S

Table 5-43. Enables for the Host Notify Command

HOST_NOTIFY_INTRE N (Slave Control I/O Register, Offset 11h, bit 0)	SMB_SMI_EN (Host Config Register, D31:F3:Off40h, Bit 1)	HOST_NOTIFY_WKEN (Slave Control I/O Register, Offset 11h, bit 1)	Result
0	Х	0	None
X	X	1	Wake enerated
1	0	X	Interrupt generated
1	1	X	Slave SMI# generated (SMBUS_SMI_STS)

# **5.20.5 SMBALERT#**

SMBALERT# is multiplexed with GPIO[11]. When enable and the signal is asserted, the PCH can generate an interrupt, an SMI#, or a wake event from S1–S5.

# 5.20.6 SMBus CRC Generation and Checking

If the AAC bit is set in the Auxiliary Control register, the PCH automatically calculates and drives CRC at the end of the transmitted packet for write cycles, and will check the CRC for read cycles. It will not transmit the contents of the PEC register for CRC. The PEC bit must not be set in the Host Control register if this bit is set, or unspecified behavior will result.

If the read cycle results in a CRC error, the DEV\_ERR bit and the CRCE bit in the Auxiliary Status register at offset 0Ch will be set.

Datasheet 225

g



# 5.20.7 SMBus Slave Interface

The PCH SMBus Slave interface is accessed using the SMBus. The SMBus slave logic will not generate or handle receiving the PEC byte and will only act as a Legacy Alerting Protocol device. The slave interface allows the PCH to decode cycles, and allows an external microcontroller to perform specific actions. Key features and capabilities include:

- Supports decode of three types of messages: Byte Write, Byte Read, and Host Notify.
- Receive Slave Address register: This is the address that the PCH decodes. A default
  value is provided so that the slave interface can be used without the processor
  having to program this register.
- Receive Slave Data register in the SMBus I/O space that includes the data written by the external microcontroller.
- Registers that the external microcontroller can read to get the state of the PCH.
- Status bits to indicate that the SMBus slave logic caused an interrupt or SMI# due to the reception of a message that matched the slave address.
  - Bit 0 of the Slave Status Register for the Host Notify command
  - Bit 16 of the SMI Status Register (Section 13.8.3.9) for all others

Note:

The external microcontroller should not attempt to access the PCH SMBus slave logic until either:

- 800 milliseconds after both: RTCRST# is high and RSMRST# is high, OR
- The PLTRST# de-asserts

If a master leaves the clock and data bits of the SMBus interface at 1 for  $50 \,\mu s$  or more in the middle of a cycle, the PCH slave logic's behavior is undefined. This is interpreted as an unexpected idle and should be avoided when performing management activities to the slave logic.

Note:

When an external microcontroller accesses the SMBus Slave Interface over the SMBus a translation in the address is needed to accommodate the least significant bit used for read/write control. For example, if the PCH slave address (RCV\_SLVA) is left at 44h (default), the external micro controller would use an address of 88h/89h (write/read).

# 5.20.7.1 Format of Slave Write Cycle

The external master performs Byte Write commands to the PCH SMBus Slave I/F. The "Command" field (bits 11:18) indicate which register is being accessed. The Data field (bits 20:27) indicate the value that should be written to that register.

Table 5-44 has the values associated with the registers.

# Table 5-44. Slave Write Registers (Sheet 1 of 2)

Register	Function
0	Command Register. See Table 5-45 below for legal values written to this register.
1-3	Reserved
4	Data Message Byte 0
5	Data Message Byte 1



Table 5-44. Slave Write Registers (Sheet 2 of 2)

Register	Function
6-7	Reserved
8	Reserved
9-FFh	Reserved

**NOTE**: The external microcontroller is responsible to make sure that it does not update the contents of the data byte registers until they have been read by the system processor. The PCH overwrites the old value with any new value received. A race condition is possible where the new value is being written to the register just at the time it is being read. The PCH will not attempt to cover this race condition (that is, unpredictable results in this case).

# Table 5-45. Command Types

WAKE/SMI#. This command wakes the system if it is not already awake. If system is already awake, an SMI# is generated. NOTE: The SMB_WAK_STS bit will be set by this command, even if the system is already awake. The SMI handler should then clear this bit.  Unconditional Powerdown. This command sets the PWRBTNOR_STS bit, and has the same effect as the Powerbutton Override occurring.  HARD RESET WITHOUT CYCLING: This command causes a hard reset of the system (does not include cycling of the power supply). This is equivalent to a write to the CF9h register with bits 2:1 set to 1, but bit 3 set to 0.  HARD RESET SYSTEM. This command causes a hard reset of the system (including cycling of the power supply). This is equivalent to a write to the CF9h register with bits 3:1 set to 1.  Disable the TCO Messages. This command will disable the PCH from sending Heartbeat and Event messages (as described in Section 5.14). Once this command has been executed, Heartbeat and Event message reporting can only be reenabled by assertion and de-assertion of the RSMRST# signal.  WD RELOAD: Reload watchdog timer.  Reserved  SMLINK_SLV_SMI. When the PCH detects this command type while in the SO state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an SO state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the SO state at the same time that the SMLINK_SLV_SMI_Command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to SO, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	Command Type	Description
system is already awake, an SMI# is generated.  NOTE: The SMB_WAK_STS bit will be set by this command, even if the system is already awake. The SMI handler should then clear this bit.  Unconditional Powerdown. This command sets the PWRBTNOR_STS bit, and has the same effect as the Powerbutton Override occurring.  HARD RESET WITHOUT CYCLING: This command causes a hard reset of the system (does not include cycling of the power supply). This is equivalent to a write to the CF9h register with bits 2:1 set to 1, but bit 3 set to 0.  HARD RESET SYSTEM. This command causes a hard reset of the system (including cycling of the power supply). This is equivalent to a write to the CF9h register with bits 3:1 set to 1.  Disable the TCO Messages. This command will disable the PCH from sending Heartbeat and Event messages (as described in Section 5.14). Once this command has been executed, Heartbeat and Event message reporting can only be reenabled by assertion and de-assertion of the RSMRST# signal.  WD RELOAD: Reload watchdog timer.  Reserved  SMLINK_SLV_SMI. When the PCH detects this command type while in the SO state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an SO state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the SO state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to SO, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	0	Reserved
has the same effect as the Powerbutton Override occurring.  HARD RESET WITHOUT CYCLING: This command causes a hard reset of the system (does not include cycling of the power supply). This is equivalent to a write to the CF9h register with bits 2:1 set to 1, but bit 3 set to 0.  HARD RESET SYSTEM. This command causes a hard reset of the system (including cycling of the power supply). This is equivalent to a write to the CF9h register with bits 3:1 set to 1.  Disable the TCO Messages. This command will disable the PCH from sending Heartbeat and Event messages (as described in Section 5.14). Once this command has been executed, Heartbeat and Event message reporting can only be renabled by assertion and de-assertion of the RSMRST# signal.  WD RELOAD: Reload watchdog timer.  Reserved  SMLINK_SLV_SMI. When the PCH detects this command type while in the SO state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an SO state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the SO state at the same time that the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to SO, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	1	system is already awake, an SMI# is generated.  NOTE: The SMB_WAK_STS bit will be set by this command, even if the system is
system (does not include cycling of the power supply). This is equivalent to a write to the CF9h register with bits 2:1 set to 1, but bit 3 set to 0.  HARD RESET SYSTEM. This command causes a hard reset of the system (including cycling of the power supply). This is equivalent to a write to the CF9h register with bits 3:1 set to 1.  Disable the TCO Messages. This command will disable the PCH from sending Heartbeat and Event messages (as described in Section 5.14). Once this command has been executed, Heartbeat and Event message reporting can only be renabled by assertion and de-assertion of the RSMRST# signal.  WD RELOAD: Reload watchdog timer.  Reserved  SMLINK_SLV_SMI. When the PCH detects this command type while in the S0 state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an S0 state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the S0 state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to S0, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	2	= '
4 (including cycling of the power supply). This is equivalent to a write to the CF9h register with bits 3:1 set to 1.  5 Disable the TCO Messages. This command will disable the PCH from sending Heartbeat and Event messages (as described in Section 5.14). Once this command has been executed, Heartbeat and Event message reporting can only be reenabled by assertion and de-assertion of the RSMRST# signal.  6 WD RELOAD: Reload watchdog timer.  7 Reserved  SMLINK_SLV_SMI. When the PCH detects this command type while in the SO state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an SO state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the SO state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to SO, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	3	system (does not include cycling of the power supply). This is equivalent to a write
Heartbeat and Event messages (as described in Section 5.14). Once this command has been executed, Heartbeat and Event message reporting can only be reenabled by assertion and de-assertion of the RSMRST# signal.  WD RELOAD: Reload watchdog timer.  Reserved  SMLINK_SLV_SMI. When the PCH detects this command type while in the S0 state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an S0 state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the S0 state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to S0, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	4	(including cycling of the power supply). This is equivalent to a write to the CF9h
Reserved  SMLINK_SLV_SMI. When the PCH detects this command type while in the S0 state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an S0 state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the S0 state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to S0, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	5	Heartbeat and Event messages (as described in Section 5.14). Once this command has been executed, Heartbeat and Event message reporting can only be re-
SMLINK_SLV_SMI. When the PCH detects this command type while in the S0 state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an S0 state. If the message is received during S1–S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the S0 state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to S0, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	6	WD RELOAD: Reload watchdog timer.
state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an S0 state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the S0 state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to S0, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.	7	Reserved
9-FFh Reserved.	8	state, it sets the SMLINK_SLV_SMI_STS bit (see Section 13.9.5). This command should only be used if the system is in an S0 state. If the message is received during S1-S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.  NOTE: It is possible that the system transitions out of the S0 state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to S0, the SMI associated with this
	9-FFh	Reserved.



# 5.20.7.2 Format of Read Command

The external master performs Byte Read commands to the PCH SMBus Slave interface. The "Command" field (bits 18:11) indicate which register is being accessed. The Data field (bits 30:37) contain the value that should be read from that register.

Table 5-46. Slave Read Cycle Format

Bit	Description	Driven by	Comment
1	Start	External Microcontroller	
2-8	Slave Address - 7 bits	External Microcontroller	Must match value in Receive Slave Address register
9	Write	External Microcontroller	Always 0
10	ACK	PCH	
11-18	Command code – 8 bits	External Microcontroller	Indicates which register is being accessed. See Table 5-47 below for list of implemented registers.
19	ACK	PCH	
20	Repeated Start	External Microcontroller	
21-27	Slave Address - 7 bits	External Microcontroller	Must match value in Receive Slave Address register
28	Read	External Microcontroller	Always 1
29	ACK	PCH	
30-37	Data Byte	PCH	Value depends on register being accessed. Table 5-47 below for 1st of implemented registers.
38	NOT ACK	External Microcontroller	
39	Stop	External Microcontroller	

Table 5-47. Data Values for Slave Read Registers (Sheet 1 of 2)

Register	Bits	Description
0	7:0	Reserved for capabilities indication. Should always return 00h. Future chips may return another value to indicate different capabilities.
1	2:0	System Power State 000 = S0 001 = S1 010 = Reserved 011 = S3
	2.0	100 = S4 101 = S5 110 = Reserved 111 = Reserved
	7:3	Reserved
2	3:0	eserRed
	7:4	Reserved
3	5:0	Watchdog Timer current value Note that Watchdog Timer has 10 bits, but this field is only 6 bits. If the current value is greater than 3Fh, the PCH will always report 3Fh in this field.
	7:6	Reserved
4	0	1 = The Intruder Detect (INTRD_DET) bit is set. This indicates that the system cover has probably been opened.
	1	1 = BTI <b>Temperature Event</b> occurred. This bit will be set if the PCH's THRM# input signal is active. Else this beat will read "0."



Table 5-47. Data Values for Slave Read Registers (Sheet 2 of 2)

Register	Bits	Description
	2	<b>DOA Processor Status</b> . This bit will be 1 to indicate that the processor is dead
	3	1 = <b>SECOND_TO_STS</b> bit set. This bit will be set after the second time-out (SECOND_TO_STS bit) of the Watchdog Timer occurs.
	6:4	Reserved. Will always be 0, but software should ignore.
	7	Reflects the value of the GPIO[11]/SMBALERT# pin (and is dependent upon the value of the GPI_INV[11] bit. If the GPI_INV[11] bit is 1, then the value in this bit equals the level of the GPI[11]/SMBALERT# pin (high = 1, low = 0).  If the GPI_INV[11] bit is 0, then the value of this bit will equal the inverse
		of the level of the GPIO[11]/SMBALERT# pin (high = 0, low = 1).
5 0		<b>FWH bad bit</b> . This bit will be 1 to indicate that the FWH read returned FFh, which indicates that it is probably blank.
	1	Reserved
	2	CPU Power Failure Status: `1' if the CPUPWR_FLR bit in the GEN_PMCON_2 register is set.
	3	INIT3_3V# due to receiving Shutdown message: This event is visible from the reception of the shutdown message until a platform reset is done if the Shutdown Policy Select bit (SPS) is configured to drive INIT3_3V#. When the SPS bit is configured to generate PLTRST# based on shutdown, this register bit will always return 0.
		Events on signal will not create a event message
	4	Reserved
	5	<b>POWER_OK_BAD:</b> Indicates the failure core power well ramp during boot/resume. This bit will be active if the SLP_S3# pin is de-asserted and PWROK pin is not asserted.
	6	<b>Thermal Trip:</b> This bit will shadow the state of processor Thermal Trip status bit (CTS) (16.2.1.2, GEN_PMCON_2, bit 3). Events on signal will not create a event message
	7	Reserved: Default value is "X"  NOTE: Software should not expect a consistent value when this bit is read through SMBUS/SMLink
6	7:0	Contents of the Message 1 register. See Section 13.9.8 for the description of this register.
7	7:0	Contents of the Message 2 register. See Section 13.9.8 for the description of this register.
8	7:0	Contents of the TCO_WDCNT register. See Section 13.9.9 for the description of this register.
9	7:0	Seconds f he ToCt R
А	7:0	Minutes of the RTC
В	7:0	Hours f he ToCt R
С	7:0	"Day of Week" of the RTC
D	7:0	"Day of Month" of the RTC
Е	7:0	Month of the RTC
F	7:0	Year of the RTC
10h-FFh	7:0	Reserved



### 5.20.7.2.1 Behavioral Notes

According to SMBus protocol, Read and Write messages always begin with a Start bit – Address– Write bit sequence. When the PCH detects that the address matches the value in the Receive Slave Address register, it will assume that the protocol is always followed and ignore the Write bit (bit 9) and signal an Acknowledge during bit 10. In other words, if a Start –Address–Read occurs (which is illegal for SMBus Read or Write protocol), and the address matches the PCH's Slave Address, the PCH will still grab the cycle.

Also according to SMBus protocol, a Read cycle contains a Repeated Start-Address-Read sequence beginning at bit 20. Once again, if the Address matches the PCH's Receive Slave Address, it will assume that the protocol is followed, ignore bit 28, and proceed with the Slave Read cycle.

Note:

An external microcontroller must not attempt to access the PCH's SMBus Slave logic until at least 1 second after both RTCRST# and RSMRST# are de-asserted (high).

# 5.20.7.3 Slave Read of RTC Time Bytes

The PCH SMBus slave interface allows external SMBus master to read the internal RTC's time byte registers.

The RTC time bytes are internally latched by the PCH's hardware whenever RTC time is not changing and SMBus is idle. This ensures that the time byte delivered to the slave read is always valid and it does not change when the read is still in progress on the bus. The RTC time will change whenever hardware update is in progress, or there is a software write to the RTC time bytes.

The PCH SMBus slave interface only supports Byte Read operation. The external SMBus master will read the RTC time bytes one after another. It is software's responsibility to check and manage the possible time rollover when subsequent time bytes are read.

For example, assuming the RTC time is 11 hours: 59 minutes: 59 seconds. When the external SMBus master reads the hour as 11, then proceeds to read the minute, it is possible that the rollover happens between the reads and the minute is read as 0. This results in 11 hours: 0 minute instead of the correct time of 12 hours: 0 minutes. Unless it is certain that rollover will not occur, software is required to detect the possible time rollover by reading multiple times such that the read time bytes can be adjusted accordingly if needed.

# 5.20.7.4 Format of Host Notify Command

The PCH tracks and responds to the standard Host Notify command as specified in the *System Management Bus (SMBus) Specification,* Version 2.0. The host address for this command is fixed to 0001000b. If the PCH already has data for a previously-received host notify command which has not been serviced yet by the host software (as indicated by the HOST\_NOTIFY\_STS bit), then it will NACK following the host address byte of the protocol. This allows the host to communicate non-acceptance to the master and retain the host notify address and data values for the previous cycle until host software completely services the interrupt.

Note:

Host software must always clear the HOST\_NOTIFY\_STS bit after completing any necessary reads of the address and data registers.

Table 5-48 shows the Host Notify format.



Table 5-48. Host Notify Format

Bit	Description	Driven By	Comment
1	Start	External Master	
8:2	SMB Host Address—7 bits	External Master	Always 0001_000
9	Write	External Master	Always 0
10	ACK (or NACK)	PCH	PCH NACKs if HOST_NOTIFY_STS is 1
17:11	Device Address – 7 bits	External Master	Indicates the address of the master; loaded into the Notify Device Address Register
18	Unused—Always 0	External Master	7-bit-only address; this bit is inserted to complete the byte
19	ACK	PCH	
27:20	Data Byte Low—8 bits	External Master	Loaded into the Notify Data Low Byte Register
28	ACK	PCH	
36:29	Data Byte High—8 bits	External Master	Loaded into the Notify Data High Byte Register
37	ACK	PCH	
38	Stop	External Master	



# 5.21 Thermal Management

# 5.21.1 Thermal Sensor

The PCH incorporates one on-die Digital thermal sensor (DTS) for thermal management. The thermal sensor is used for Intel Quiet System Technology (Intel QST). The QST firmware can internally access the temperature measured by the sensors and use the data as a factor to determine how to control the fans.

This thermal sensor is located near the DMI interface. The on-die thermal sensor is placed as close as possible to the hottest on-die location to reduce thermal gradients and to reduce the error on the sensor trip thresholds. The thermal Sensor trip points may be programmed to generate various interrupts including SCI, SMI, PCI and other General Purpose events.

# 5.21.1.1 Internal Thermal Sensor Operation

The internal thermal sensor reports four trip points: Aux2, Aux, Hot and Catastrophic trip points in the order of increasing temperature.

# Aux, Aux2 Temperature Trip Points

These trip points may be set dynamically if desired and provides an interrupt to ACPI (or other software) when it is crossed in either direction. These auxiliary temperature trip points do not automatically cause any hardware throttling but may be used by software to trigger interrupts. This trip point is set below the Hot temperature trip point and responses are separately programmable from the hot temperature settings, to provide incrementally more aggressive actions. Aux and Aux2 trip points are fully Software programmable during system run-time. Aux2 trip point is set below the Aux temperature trip point.

# Hot Temperature Trip Point

This trip point may be set dynamically if desired and provides an interrupt to ACPI (or other software) when it is crossed in either direction. Software could optionally set this as an *Interrupt when the temperature exceeds this level* setting. Hot trip does not provide any default hardware based thermal throttling, and is available only as a customer configurable interrupt when  $\mathsf{T}_{\mathsf{i},\mathsf{max}}$  has been reached.

### Catastrophic Trip Point

This trip point is set at the temperature at which the PCH must be shut down immediately without any software support. The catastrophic trip point must correspond to a temperature ensured to be functional for the interrupt generation and Hardware response. Hardware response using THERMTRIP# would be an unconditional transition to S5. The catastrophic transition to the S5 state does not enforce a minimum time in the S5 state. It is assumed that the S5 residence and the reboot sequence cools down the system. If the catastrophic condition remains when the catastrophic power down enable bit is set by BIOS, then the system will re-enter S5.

### **Thermometer Mode**

The thermometer is implemented using a counter that starts at 0 and increments during each sample point until the comparator indicates the temperature is above the current value. The value of the counter is loaded into a read-only register (Thermal Sensor Thermometer Read) when the comparator first trips.



# 5.21.1.1.1 Recommended Programming for Available Trip Points

There may be a  $\pm 2$  °C offset due to thermal gradient between the hot-spot and the location of the thermal sensor. Trip points should be programmed to account for this temperature offset between the hot-spot  $T_{i,max}$  and the thermal sensor.

**Aux Trip Points** should be programmed for software and firmware control using interrupts.

**Hot Trip Point** should be set to throttle at 108 °C ( $T_{j,max}$ ) due to DTS trim accuracy adjustments. Hot trip points should also be programmed for a software response.

Catastrophic Trip Point should be set to halt operation to avoid maximum  $\mathsf{T}_j$  of about 120 °C.

Note:

Crossing a trip point in either direction may generate several types of interrupts. Each trip point has a register that can be programmed to select the type of interrupt to be generated. Crossing a trip point is implemented as edge detection on each trip point to generate the interrupts.

# 5.21.1.1.2 Thermal Sensor Accuracy (Taccuracy)

 $T_{accuracy}$  for the PCH is  $\pm 5$  °C in the temperature range 90 °C to 120 °C.  $T_{accuracy}$  is  $\pm 10$  °C for temperatures from 45 °C – 90 °C. The PCH may not operate above +108 °C. This value is based on product characterization and is not ensured by manufacturing test.

Software has the ability to program the Tcat, Thot, and Taux trip points, but these trip points should be selected with consideration for the thermal sensor accuracy and the quality of the platform thermal solution. Overly conservative (unnecessarily low) temperature settings may unnecessarily degrade performance due to frequent throttling, while overly aggressive (dangerously high) temperature settings may fail to protect the part against permanent thermal damage.

# 5.21.2 Thermal Reporting Over System Management Link 1 Interface (SMLink1)

SMLink1 interface in the PCH is the SMBus link to an optional external controller. A SMBus protocol is defined on the PCH to allow compatible devices such as Embedded Controller (EC) or SIO to obtain system thermal data from sensors integrated into components on the system using the SMLink1 interface. The sensors that can be monitored using the SMLink1 include those in the processor, the PCH, and DIMMs with sensors implemented. This solution allows an external device or controller to use the system thermal data for system thermal management.

Note:

To enable Thermal Reporting, the Thermal Data Reporting enable and processor/PCH/DIMM temperature read enables have to be set in the Thermal Reporting Control (TRC) Register (See Section 22.2 for details on the register)

There are 2 uses for the PCH's thermal reporting capability:

- To provide system thermal data to an external controller. The controller can manage the fans and other cooling elements based on this data. In addition, the PCH can be programmed by setting appropriate bits in the Alert Enable (AE) Register (See Section 22.2 for details on this register) to alert the controller when a device has gone outside of its temperature limits. The alert causes the assertion of the PCH TEMP\_ALERT# (SATA5GP/GPIO49/TEMP\_ALERT#) signal. See Section 5.21.2.6 for more details.
- 2. To provide an interface between the external controller and host software. This software interface has no direct affect on the PCH's thermal collection. It is strictly a software interface to pass information or data.



The PCH responds to thermal requests only when the system is in S0 or S1. Once the PCH has been programmed, it will start responding to a request while the system is in S0 or S1.

To implement this thermal reporting capability, the platform is required to have appropriate  ${\sf Intel}^{\it B}$  ME firmware, BIOS support, and compatible devices that support the SMBus protocol.

# 5.21.2.1 Supported Addresses

The PCH supports 2 addresses:  $I^2C$  Address for writes and Block Read Address for reads. These addresses need to be distinct.

The two addresses may be fixed by the external controller, or programmable within the controller. The addresses used by the PCH are completely programmable.

# 5.21.2.1.1 I<sup>2</sup>C Address

This address is used for writes to the PCH.

- The address is set by soft straps which are values stored in SPI flash and are defined by the OEM. The address can be set to any value the platform requires.
- This address supports all the writes listed in Table 5-49.
- SMBus reads by the external controller to this address are not allowed and result in indeterminate behavior.

### 5.21.2.1.2 Block Read Address

This address is used for reads from the PCH.

- The address is set by soft straps or BIOS. It can be set to any value the platform requires.
- This address only supports SMBus Block Read command and not Byte or Word Read.
- The Block Read command is supported as defined in the SMBus 2.0 specification, with the command being 40h, and the byte count being provided by the PCH following the block read format in the SMBus specification.
- Writes are not allowed to this address, and result in indeterminate behavior.
- Packet Error Code (PEC) may be enabled or not, which is set up by BIOS.



# 5.21.2.2 I<sup>2</sup>C Write Commands to the Intel<sup>®</sup> ME

Table 5-49 lists the write commands supported by the Intel<sup>®</sup> ME.

All bits in the write commands must be written to the PCH or the operation will be aborted. For example, for 6-bytes write commands, all 48 bits must be written or the operation will be aborted.

The command format follows the Block Write format of the SMBus specification.

Table 5-49. I<sup>2</sup>C Write Commands to the ME

Transaction	Slave Addr	Data Byte0 (Commd)	Data Byte 1 (Byte Count)	Data Byte 2	Data Byte 3	Data Byte 4	Data Byte 5	Data Byte 6	Data Byte 7
Write STS Register (See Note below)	I <sup>2</sup> C	41h	6h	STS [47:40]	STS [39:32]	STS [31:24]	STS [23:16]	STS [15:8]	STS [7:0]
Write Processor Core Temp Limits	I <sup>2</sup> C	42h	4h	Lower Limit [15:8]	Lower Limit [7:0]	Upper Limit [15:8]	Upper Limit [7:0]		
Write Memory Controller/ Graphics Temp Limits	I <sup>2</sup> C	43h	2h	Lower Limit [7:0]	Upper Limit [7:0]				
Write PCH Temp Limits	I <sup>2</sup> C	44h	2h	Lower Limit [7:0]	Upper Limit [7:0]				
Write DIMM Temp Limits	I <sup>2</sup> C	45h	2h	Lower Limit [7:0]	Upper Limit [7:0]				
Write Processor Core Power Clamp	I <sup>2</sup> C	50h	2h	Power Clamp [15:8]	Power Clamp [7:0]				

**NOTE**: The Status Register (STS register) is only writable by an external controller and readable by host SW. Whenever the controller writes to this register, an interrupt, if enabled by BIOS/OS, is sent to the host. The controller must always write a full 48 bits to update this register. Writes of anything other than 6 bytes result in indeterminate behavior. For bit definition of this register, see Section 22.2.26 and Section 22.2.29.

# 5.21.2.3 Block Read Command

The external controller may read thermal information from the PCH using the SMBus Block Read Command. Byte-read and Word-read SMBus commands are not supported. Note that the reads use a different address than the writes.

The command format follows the Block Read format of the SMBus spec.

The PCH and external controller are set up by BIOS with the length of the read that is supported by the platform. The device must always do reads of the lengths set up by BIOS.

The PCH supports any one of the following lengths: 1, 2, 4, 5, 9, 10, 14 or 20 bytes. The data always comes in the order described in Table 5-50, where 0 is the first byte received in time on the SMBus.



Table 5-50. Block Read Command – Byte Definition (Sheet 1 of 2)

Byte	Definition			
Byte 0	Maximum temperature, in absolute degrees Celsius (C), of the processor core and graphics. Note that the PCH is not included in this field.  It is a single byte for the highest temperature between the 2 components. This is not relative to some max or limit, but is the maximum in absolute degrees. If both the processor core and memory controller/graphics have errors on the temperature collection, this field will be FFh.  If either the processor core or memory controller/graphics reports a good temperature, that good temperature is reported in this field.  Read value represents bits [7:0] of PTV (Processor Temperature Value) Register described in Section 22.2.  NOTE: Requires TRC (Thermal Reporting Control) Register bit [12] to be enabled.			
Byte 1	See Section 22.2.  The PCH temp in degrees C. FFh indicates error condition. Read value represents bits [7:0] of ITV (Internal Temperature Values) Register described in Section 22.2.  NOTE: Requires TRC (Thermal Reporting Control) Register bit [5] to be enabled. See Section 22.2.			
Byte 3:2	The processor core temp in degrees C.  See Table 5-55 for the bit definitions.  Byte 3 has bits [15:8] and Byte 2 has bits[7:0]. See Table 5-54 for Read data format and definitions.  SMBUS Byte Read value [15:0] represents bits [13:0, 14,15] of CTV1 (Core Temperature Value1) Register described in Section 22.2.  NOTE: Requires TRC (Thermal Reporting Control) Register bit [7] to be enabled. See Section 22.2.			
Byte 4	The memory controller/graphics temp in degrees C.  FFh indicates error condition  Read value represents bits[15:8] of ITV (Internal Temperature Values) Register described in Section 22.2.  NOTE: Requires TRC (Thermal Reporting Control) Register bit [4] to be enabled. See Section 22.2.			
Byte 5	Thermal Sensor (TS) on DIMM 0  If DIMM not populated, or if there is no TS on DIMM, value will be 0h  Read value represents bits[7:0] of DTV (DIMM Temperature Values) Register described in Section 22.2.  NOTE: Requires TRC (Thermal Reporting Control) Register bit [0] to be enabled. See Section 22.2.			
Byte 6	Thermal Sensor (TS) on DIMM 1  If DIMM not populated, or if there is no TS on DIMM, value will be 0h  Read value represents bits[15:8] of DTV (DIMM Temperature Values) Register described in Section 22.2.  NOTE: Requires TRC (Thermal Reporting Control) Register bit [1] to be enabled. See Section 22.2.			



Table 5-50. Block Read Command - Byte Definition (Sheet 2 of 2)

Byte	Definition			
Byte 7	Thermal Sensor (TS) on DIMM 2 If DIMM not populated, or if there is no TS on DIMM, value will be 0h. Read value represents bits[23:16] of DTV (DIMM Temperature Values) Register described in Section 22.2.  NOTE: Requires TRC (Thermal Reporting Control) Register bit [2] to be enabled. See Section 22.2.			
Byte 8	Thermal Sensor (TS) on DIMM 3  If DIMM not populated, or if there is no TS on DIMM, value will be 0h.  Read value represents bits[31:24] of DTV (DIMM Temperature Values) Register described in Section 22.2.  NOTE: Requires TRC (Thermal Reporting Control) Register bit [3] to be enabled.			
Byte 9	Sequence number. Can be used to check if the PCH's FW or HW is hung. See Section 5.21.2.9 for usage.  This byte is updated every time the collected data is updated Read value represents bits[23:16] of ITV (Internal Temperature Values) Register described in Section 22.2.			
Byte 10	Bits [7:0] of the latest read of the processor core's energy register  NOTE: Requires TRC (Thermal Reporting Control TBARB+1Ah) Register bit [6] to be enabled.			
Byte 11	Bits [15:8] of the latest read of the processor core's energy register <b>NOTE</b> : Requires TRC (Thermal Reporting Control) Register bit [6] to be enabled.			
Byte 12	Bits [23:16] of the latest read of the processor core's energy register <b>NOTE</b> : Requires TRC (Thermal Reporting Control) Register bit [6] to be enabled.			
Byte 13	Bits [31:24] of the latest read of the processor core's energy register <b>NOTE</b> : Requires TRC (Thermal Reporting Control) Register bit [6] to be enabled.			
Byte 19:14	Host Status - This reflects what the host is presently executing. Byte 14 has bits [7:0], and byte 19 has bits [47:40] of HTS Register. For bit definition, see Section 22.2.22.			

A controller that only wants the single highest temperature from the processor core and memory controller/graphics could read one byte. A 2-byte read would provide both the PCH and processor temperature. A device that wants each components temperature would do a 5-byte read and ignore the first byte. A device that also wants DIMM information would read 9 bytes. If an external controller wanted to read the Host status, it must read 20 bytes and ignore the first 14. A device can also read the energy data provided by the processor core by reading 14 bytes.

# 5.21.2.4 Read Data Format

For each of the data fields an ERROR Code is listed below. This code indicates that the PCH failed in its access to the device. This would be for the case where the read returned no data, or some illegal value. In general that would mean the device is broken. The EC can treat the device that failed the read as broken or with some fail-safe mechanism.



# 5.21.2.4.1 Processor Core Temperature

The processor core temperature reading on SMLink1 is 16 bits as described in Table 5-51. The granularity is 1/64<sup>th</sup> degree.

### Table 5-51. Processor Core Read Data Definition

Bit	Description	
15:8	Integer component (0 to 255) of the processor core temperature.  Note the processor core temperature can never be below 0 degrees, so this field is treated as 8 bits (0-255) absolute and not 2's complement (-128 to 127).	
7:2	Fraction Value (in 1/64th).	
1	Reserved.	
0	Illegal value or error in reading the processor core.  0 = Reads successful  1 = failure on getting the data from the processor core.	

The Top byte of the SMLink1 reported processor temperature (byte 3 in Table 5-53) represents the integer component of the data, while top 6 bits of byte 2 represents the fraction portion of the reported temperature. Bit[1] is unused and Bit[0] is used as an error flag. This interpretation of the SMLink1 reported temperature differs from the temperature stored in Core Temperature Value 1 (CTV1) register. See the CTV1 register in Section 22.2.17 for the interpretation of the fields.

If the processor core polling has been disabled, then the value returned is 0000h. If there is an error when the PCH reads the data from the processor core, then bit 0 is set to 1.

The data provided on the SMBus read and the Write Processor Core Temp Limits command use the format above for their data.

# 5.21.2.4.2 PCH, Memory Controller/Graphics, and DIMM Temperature

The temperature readings for Bytes 0–1 and 4–8, which are the PCH, DIMM, and memory controller/graphics temperatures, are 8-bit unsigned values from 0–255. The minimum granularity supported by the internal thermal sensor is 1 °C. Thus, there are no fractional values for the PCH, memory controller/graphics, or DIMM temperatures.

Note the sensors used within the components do not support values below 0 degrees, so this field is treated as 8 bits (0-255) absolute and not 2's complement (-128 to 127).

Devices that are not present or that are disabled will be set to 0h. Devices that have a failed reading (that is, the read from the device did not return any legal value) will be set to FFh. A failed reading means that the attempt to read that device returned a failure. The failure could have been from a bus failure or that the device itself had an internal failure. For instance, a system may only have one DIMM and it would report only that one value, and the values for the other DIMMs would all be 00h.

# 5.21.2.5 Thermal Data Update Rate

The temperature values are updated every 200 ms in the PCH, so reading more often than that simply returns the same data multiple times. Also, the data may be up to 200 ms old if the external controller reads the data right before the next update window.



# 5.21.2.6 Temperature Comparator and Alert

The PCH has the ability to alert the external controller when temperatures are out of range. This is done using the PCH TEMP\_ALERT# signal. The alert is a simple comparator. If any device's temperature is outside the limit range for that device, then the signal is asserted (electrical low). Note that this alert does not use the SML1ALERT#.

The PCH supports 4 ranges:

- 1. Processor core range upper and lower limit (8 bits each, 6 bits for fraction, in degrees C).
- 2. Memory Controller/Graphics range upper and lower limit (8 bits each, in degrees C) for memory controller/graphics temperature.
- 3. PCH range upper and lower limit (8 bits each, in degrees C) for the PCH temperature.
- 4. DIMM range upper and lower limit (8 bits each, in degrees C), applies to all DIMMs (up to 4 supported) that are enabled. Disabled (unpopulated) DIMMs do not participate in the thermal compares.

The comparator checks if the device is within the specified range, including the limits. For example, a device that is at 100 degrees when the upper limit is 100 will nottrigger the alert. Likewise, a device that is at 70 degrees when the lower limit is 70 will not trigger the alert.

The compares are done only on devices that have been enabled by BIOS for checking. Since BIOS knows how many DIMMs and processors are in the system, it enables the checking only for those devices that are physically present.

The compares are done in firmware, so all the compares are executed in one software loop and at the end, if there is any out of bound temperature, the PCH's TEMP\_ALERT# signal is asserted.

When the external controller sees the TEMP\_ALERT# signal low, it knows some device is out of range. It can read the temperatures and then change the limits for the devices. Note that it may take up to 250 ms before the actual writes cause the signal to change state. For instance if the processor core is at 105 degrees and the limit is 100, the alert is triggered. If the controller changes the limits to 110, the TEMP\_ALERT# signal may remain low until the next thermal sampling window (every 200 ms) occurs and only then go high, assuming the processor core was still within its limits.

At boot, the controller can monitor the TEMP\_ALERT# signal state. When BIOS has finished all the initialization and enabled the temperature comparators, the TEMP\_ALERT# signal will be asserted since the default state of the limit registers is 0h; hence, when the PCH first reads temperatures, they will be out of range. This is the positive indication that the external controller may now read thermal information and get valid data. If the TEMP\_ALERT# signal is enabled and not asserted within 30 seconds after PLTRST#, the external controller should assume there is a fatal error and handle accordingly. In general the TEMP\_ALERT# signal will assert within a 1–4 seconds, depending on the actual BIOS implementation and flow.

Note:

The TEMP\_ALERT# assertion is only valid when PLTRST# is de-asserted. The controller should mask the state of this signal when PLTRST# is asserted. Since the controller may be powered even when the PCH and the rest of the platform are not, the signal may glitch as power is being asserted; thus, the controller should wait until PLTRST# has de-asserted before monitoring the signal.



# 5.21.2.6.1 Special Conditions

The external controller should have a graceful means of handling the following:

- TEMP\_ALERT# asserts, and the controller reads PCH, but all temperature values are within limits.
  - In this case, the controller should assume that by the time the controller could read the data, it had changed and moved back within the limits.
- 2. External controller writes new values to temperature limits, but TEMP\_ALERT# is still asserted after several hundred msecs. When read, the values are back within limits.
  - In this case, the controller should treat this as case where the temperature changed and caused TEMP\_ALERT# assertion, and then changed again to be back within limits.
- 3. There is the case where the external controller writes an update to the limit register, while the PCH is collecting the thermal information and updating the thermal registers. The limit change will only take affect when the write completes and the Intel<sup>®</sup> ME can process this change. If the Intel<sup>®</sup> ME is already in the process of collecting data and doing the compares, then it will continue to use the old limits during this round of compares, and then use the new limits in the next compare window.
- 4. Each SMBus write to change the limits is an atomic operation, but is distinct in itself. Therefore the external controller could write PCH limit, and then write memory controller/graphics limit. In the middle of those 2 writes, the thermal collecting procedure could be called by the Intel<sup>®</sup> ME, so that the comparisons for the limits are done with the new PCH limits but the old memory controller/graphics limits.

Note:

The limit writes are done when the SMBus write is complete; therefore, the limits are updated atomically with respect to the thermal updates and compares. There is never a case where the compares and the thermal update are interrupted in the middle by the write of new limits. The thermal updates and compares are done as one non-interruptible routine, and then the limit writes would change the limit value outside of that routine.

# 5.21.2.7 BIOS Set Up

For the PCH to properly report temperature and enable alerts, the BIOS must configure the PCH at boot or from suspend/resume state by writing the following information to the PCH MMIO space. This information is NOT configurable using the external controller.

- Enables for each of the 4 possible thermal alerts (Processor core, Memory Controller/Graphics, PCH and DIMM). Note that each DIMM is enabled individually.
- Enables for reading DIMM, Processor Core, Memory Controller/Graphics, and PCH temperatures. Note that each can be enabled individually.
- · SMBus address to use for each DIMM.

Setting up the temperature calculation equations.



### **5.21.2.8** SMBus Rules

The PCH may NACK an incoming SMBus transaction. In certain cases the PCH willNACK the address, and in other cases it will NACK the command depending on internal conditions (such as, errors, busy conditions). Given that most of the cases are due to internal conditions, the external controller must alias a NACK of the command and a NACK of the address to the same behavior. The controller must not try to make any determination of the reason for the NACK, based on the type of NACK (command vs. address).

The PCH will NACK when it is enabled but busy. The external controller is required to retry up to 3 times when they are NACK'ed to determine if the FW is busy with a data update. When the data values are being updated by the Intel<sup>®</sup> ME, it will force this NACK to occur so that the data is atomically updated to the external controller. In reality if there is a NACK because of the PCH being busy, in almost all cases the next read will succeed since the update internally takes very little time.

The only long delay where there can be a NACK is if the internal Intel<sup>®</sup> ME engine is reset. This is due to some extreme error condition and is therefore rare. In this case the NACK may occur for up to 30 seconds. After that, the external controller must assume that the PCH will never return good data. Even in the best of cases, when this internal reset occurs, it will always be a second or 2 to re-enable responding.

# 5.21.2.8.1 During Block Read

On the Block Read, the PCH will respect the NACK and Stop indications from the external controller, but will consider this an error case. It will recover from this case and correctly handle the next SMBus request.

The PCH will honor STOP during the block read command and cease providing data. On the next Block Read, the data will start with byte 0 again. However, this is not a recommended usage except for 'emergency cases'. In general the external controller should read the entire length of data that was originally programmed.

# 5.21.2.8.2 Power On

On the Block Read, the PCH will respect the NACK and Stop indications from the external controller, but will consider this an error case. It will recover from this case and correctly handle the next SMBus request.

The PCH will honor STOP during the block read command and cease providing data. On the next Block Read, the data will start with byte 0 again. However, this is not a recommended usage except for 'emergency cases'. In general the external controller should read the entire length of data that was originally programmed.



### 5.21.2.9 Case for Considerations

Below are some corner cases and some possible actions that the external controller could take.

Note that a 1-byte sequence number is available to the data read by the external controller. Each time the PCH updates the thermal information it will increment the sequence number. The external controller can use this value as an indication that the thermal FW is actually operating. Note that the sequence number will roll over to 00h when it reaches FFh.

### 1. Power on:

The PCH will not respond to any SMBus activity (on SMLink1 interface) until it has loaded the thermal Firmware (FW), which in general would take 1-4 seconds. During this period, the PCH will NACK any SMBus transaction from the external controller.

The load should take 1-4 seconds, but the external controller should design for 30 seconds based on long delays for S4 resume which takes longer than normal power up. This would be an extreme case, but for larger memory footprints and non-optimized recovery times, 30 seconds is a safe number to use for the timeout.

Recover/Failsafe: if the PCH has not responded within 30 seconds, the external controller can assume that the system has had a major error and the external controller should ramp the fans to some reasonably high value.

The only recover from this is an internal reset on the PCH, which is not visible to the external controller. Therefore the external controller might choose to poll every 10-60 seconds (some fairly long period) hereafter to see if the PCH's thermal reporting has come alive.

2. The PCH Thermal FW hangs and requires an internal reset which is not visible to the external controller.

The PCH will NACK any SMBus transaction from the external controller. The PCH may not be able to respond for up to 30seconds while the FW is being reæt and reconfigured.

The external controller could choose to poll every 1-10 seconds to see if the thermal FW has been successfully reset and is now providing data.

General recovery for this case is about 1 second, but 30 seconds should be used by the external controller at the timeout.

Recovery/Failsafe: same as in case #1.

3. Fatal PCH error, causes a global reset of all components.

When there is a fatal PCH error, a global reset may occur, and then case #1 applies.

The external controller can observe, if desired, PLTRST# assertion as an indication of this event.

4. The PCH thermal FW fails or is hung, but no reset occurs

The sequence number will not be updated, so the external controller knows to go to failsafe after some number of reads (8 or so) return the same sequence number.

The external controller could choose to poll every 1-10 seconds to see if the thermal FW has been successfully reset and working again.

In the absence of other errors, the updates for the sequence number should never be longer than 400 ms, so the number of reads needed to indicate that there is a hang should be at around 2 seconds. But when there is an error, the sequence number may not get updated for seconds. In the case that the



external controller sees a NACK from the PCH, then it should restart its sequence counter, or otherwise be aware that the NACK condition needs to be factored into the sequence number usage.

The use of sequence numbers is not required, but is provided as a means to ensure correct PCH FW operation.

5. When the PCH updates the Block Read data structure, the external controller gets a NACK during this period.

To ensure atomicity of the SMBus data read with respect to the data itself, when the data buffer is being updated, the PCH will NACK the Block Read transaction.

The update is only a few micro-seconds, so very short in terms of SMBus polling time; therefore, the next read should be successful. The external controller should attempt 3 reads to handle this condition before moving on.

If the Block read has started (tat is, theaddress is ACK'ed) then the entire read will complete successfully, and the PCH willupdate the data only after the SMBus read has completed.

6. System is going from S0 to S3/4/5. Note that the thermal monitoring FW is fully operational if the system is in S0/S1, so the following only applies to S3/4/5.

When the PCH detects the OS request to go to S3/4/5, it will take the SMLink1 controller offline as part of the system preparation. The external controller will see a period where its transactions are getting NACK'ed, and then see SLP\_S3# assert

This period is relatively short (a couple of seconds depending on howlong all the devices take to place themselves into the D3 state), and would be far less than the 30 second limit mentioned above.

7. TEMP\_ALERT#—Since there can be an internal reset, the TEMP\_ALERT# may get asserted after the reset. The external controller must accept this assertion and handle it.

# 5.21.2.9.1 Example Algorithm for Handling Transaction

One algorithm for the transaction handling could be summarized as follows. This is just an example to illustrate the above rules. There could be other algorithms that can achieve the same results.

- 1. Perform SMBus transaction.
- 2. If ACK, then continue
- 3. If NACK
  - a. Try again for 2 more times, in case the PCH is busy updating data.
  - b. If 3 successive transactions receive NACK, then
    - Ramp fans, assuming some general long reset or failure
    - Try every 1-10 seconds to see if SMBus transactions are now working
    - If they start then return to step 1
    - If they continue to fail, then stay in this step and poll, but keep the fans ramped up or implement some other failure recovery mechanism.



# 5.22 Intel<sup>®</sup> High Definition Audio Overview (D27:F0)

The PCH High Definition Audio (HDA) controller communicates with the external codec(s) over the Intel<sup>®</sup> High Definition Audio serial link. The controller consists of a set of DMA engines that are used to move samples of digitally encoded data between system memory and an external codec(s). The PCH implements four output DMA engines and 4 input DMA engines. The output DMA engines move digital data from system memory to a D-A converter in a codec. The PCH implements a single Serial Data Output signal (HDA\_SDOUT) that is connected to all external codecs. The input DMA engines move digital data from the A-D converter in the codec to system memory. The PCH implements four Serial Digital Input signals (HDA\_SDI[3:0]) supporting up to four codecs.

Audio software renders outbound and processes inbound data to/from buffers in system memory. The location of individual buffers is described by a Buffer Descriptor List (BDL) that is fetched and processed by the controller. The data in the buffers is arranged in a predefined format. The output DMA engines fetch the digital data from memory and reformat it based on the programmed sample rate, bit/sample and number of channels. The data from the output DMA engines is then combined and serially sent to the external codecs over the Intel® High Definition Audio link. The input DMA engines receive data from the codecs over the Intel® High Definition Audio link and format the data based on the programmable attributes for that stream. The data is then written to memory in the predefined format for software to process. Each DMA engine moves one stream of data. A single codec can accept or generate multiple streams of data, one for each A-D or D-A converter in the codec. Multiple codecs can accept the same output stream processed by a single DMA engine.

Codec commands and responses are also transported to and from the codecs using DMA engines.

The PCH HD audio controller supports the Function Level Reset (FLR).

# 5.22.1 Intel<sup>®</sup> High Definition Audio Docking (Mobile Only)

### 5.22.1.1 Dock Sequence

Note that this sequence is followed when the system is running and a docking event occurs.

- Since the PCH supports docking, the Docking Supported (DCKSTS. DS) bit defaults to a 1. POST BIOS and ACPI BIOS software uses this bit to determine if the HD Audio controller supports docking. BIOS may write a 0 to this RWO bit during POST to effectively turn off the docking feature.
- 2. After reset in the undocked quiescent state, the Dock Attach (DCKCTL.DA) bit and the Dock Mate (DCKSTS.DM) bit are both de-asserted. The HDA\_DOCK\_EN# signal is de-asserted and HDA\_DOCK\_RST# is asserted. Bit Clock, SYNC and SDO signals may or may no be running at the point in time that the docking event occurs.
- 3. The physical docking event is signaled to ACPI BIOS software using ACPI control methods. This is normally done through a GPIO signal on the PCH and is outside the scope of this section of the spec.
- 4. ACPI BIOS software first checks that the docking is supported using DCKSTS.DS=1 and that the DCKSTS.DM=0 and then initiates the docking sequence by writing a 1 to the DCKCTL.DA bit.
- 5. The HD Audio controller then asserts the HDA\_DOCK\_EN# signal so that the Bit Clock signal begins toggling to the dock codec. HDA\_DOCK\_EN# shall be asserted synchronously to Bit Clock and timed such that Bit Clock is low, SYNC is low, and SDO is low. Pull-down resistors on these signals in the docking station discharge



the signals low so that when the state of the signal on both sides of the switch is the same when the switch is turned on. This reduces the potential for charge coupling glitches on these signals. Note that in the PCH the first 8 bits of the Command field are "reserved" and always driven to 0's. This creates a predictable point in time to always assert HDA\_DOCK\_EN#. Note that the HD Audio link reset exit specification that requires that SYNC and SDO be driven low during Bit Clock startup is not ensured. Note also that the SDO and Bit Clock signals my not be low while HDA\_DOCK\_RST# is asserted which also violates the spec.

- 6. After the controller asserts HDA\_DOCK\_EN# it waits for a minimum of 2400 Bit Clocks (100us) and then de-asserts HDA\_DOCK\_RST#. This is done in such a way to meet the HD Audio link reset exit specification. HDA\_DOCK\_RST# de-assertion should be synchronous to Bit Clock and timed such that there are least 4 full Bit ClockS from the de-assertion of HDA\_DOCK\_RST# to the first frame SYNC assertion.
- 7. The Connect/Turnaround/Address Frame hardware initialization sequence will now occur on the dock codecs' SDI signals. A dock codec is detected when SDI is high on the last Bit Clock cycle of the Frame Sync of a Connect Frame. The appropriate bit(s) in the State Change Status (STATESTS) register will be set. The Turnaround and Address Frame initialization sequence then occurs on the dock codecs' SDI(s).
- 8. After this hardware initialization sequence is complete (approximately 32 frames), the controller hardware sets the DCKSTS.DM bit to 1 indicating that the dock is now mated. ACPI BIOS polls the DCKSTS.DM bit and when it detects it is set to 1, conveys this to the OS through a plug-N-play IRP. This eventually invokes the HD Audio Bus Driver, which then begins it's codec discovery, enumeration, and configuration process.
- 9. Alternatively to step #8, the HD Audio Bus Driver may choose to enable an interrupt by setting the WAKEEN bits for SDINs that didn't originally have codecs attached to them. When a corresponding STATESTS bit gets set an interrupt will be generated. In this case the HD Audio Bus Driver is called directly by this interrupt instead of being notified by the plug-N-play IRP.
- 10. HD Audio Bus Driver software "discovers" the dock codecs by comparing the bits now set in the STATESTS register with the bits that were set prior to the docking event.

# 5.22.1.2 Exiting D3/CRST# when Docked

- In D3/CRST#, CRST# is asserted by the HD Audio Bus Driver. CRST# asserted
  resets the dock state machines, but does not reset the DCKCTL.DA bit. Because the
  dock state machines are reset, the dock is electrically isolated (HDA\_DOCK\_EN#
  de-asserted) and DOCK\_RST# is asserted.
- 2. The Bus Driver clears the STATESTS bits, then de-asserts CRST#, waits approximately 7ms, then checks the STATESTS bits to see which codecs are present.
- 3. When CRST# is de-asserted, the dock state machine detects that DCKCTL.DA is still set and the controller hardware sequences through steps to electrically connect the dock by asserting HDA\_DOCK\_EN# and then eventually de-asserts DOCK\_RST#. This completes within the 7ms mentioned in step 2).
- The Bus Driver enumerates the codecs present as indicated using the STATESTS bits.
- 5. Note that this process did not require BIOS or ACPI BIOS to set the DCKCTL.DA bit.



### 5.22.1.3 Cold Boot/Resume from S3 When Docked

- When booting and resuming from S3, PLTRST# switches from asserted to deasserted. This clears the DCKCTL.DA bit and the dock state machines. Because the dock state machines are reset, the dock is electrically isolated (HDA\_DOCK\_EN# de-asserted) and DOCK\_RST# is asserted.
- 2. POST BIOS detects that the dock is attached and sets the DCKCTL.DAbit to 1. Note that at this point CRST# is still asserted so the dock state machine will remain in it's reset state.
- 3. The Bus Driver clears the STATESTS bits, then de-asserts CRST#, waits approximately 7ms, then checks the STATESTS bits to see which codecs are present.
- 4. When CRST# is de-asserted, the dock state machine detects that DCKCTL.DA is still set and the controller hardware sequences through steps to electrically connect the dock by asserting HDA\_DOCK\_EN# and then eventually de-asserts DOCK\_RST#. This completes within the 7ms mentioned in step 3).
- 5. The Bus Driver enumerates the codecs present as indicated using the STATESTS bits.

# 5.22.1.4 Undock Sequence

There are two possible undocking scenarios. The first is the one that is initiated by the user that invokes software and gracefully shuts down the dock codecs before they are undocked. The second is referred to as the "surprise undock" where the user undocks while the dock codec is running. Both of these situations appear the same to the controller as it is not cognizant of the "surprise removal". But both sequences will be discussed here.

### 5.22.1.5 Normal Undock

- In the docked quiescent state, the Dock Attach (DCKCTL.DA) bit and the Dock Mate (DCKSTS.DM) bit are both asserted. The HDA\_DOCK\_EN# signal is asserted and HDA\_DOCK\_RST# is de-asserted.
- 2. The user initiates an undock event through the GUI interface or by pushing a button. This mechanism is outside the scope of this section of the document. Either way ACPI BIOS software will be invoked to manage the undock process.
- 3. ACPI BIOS will call the HD Audio Bus Driver software to halt the stream to the dock codec(s) prior to electrical undocking. If the HD Audio Bus Driver is not capable of halting the stream to the docked codec, ACPI BIOS will initiate the hardware undocking sequence as described in the next step while the dock stream is still running. From this standpoint, the result is similar to the "surprise undock" scenario where an audio glitch may occur to the docked codec(s) during the undock process.
- 4. The ACPI BIOS initiates the hardware undocking sequence by writing a 0 to the DCKCTL.DA bit.
- 5. The HD Audio controller asserts HDA\_DOCK\_RST#. HDA\_DOCK\_RST# assertion shall be synchronous to Bit Clock. There are no other timing requirements for HDA\_DOCK\_RST# assertion. Note that the HD Audio link reset specification requirement that the last Frame sync be skipped will not be met.
- 6. A minimum of 4 Bit Clocks after HDA\_DOCK\_RST# the controller will de-assert HDA\_DOCK\_EN# to isolate the dock codec signals from the PCH HD Audio link signals. HDA\_DOCK\_EN# is de-asserted synchronously to Bit Clock and timed such that Bit Clock, SYNC, and SDO are low.
- 7. After this hardware undocking sequence is complete the controller hardware clears the DCKSTS.DM bit to 0 indicating that the dock is now un-mated. ACPI BIOS software polls DCKSTS.DM and when it sees DM set, conveys to the end user that physical undocking can proceed. The controller is now ready for a subsequent docking event.



# 5.22.1.6 Surprise Undock

- In the surprise undock case the user undocks before software has had the opportunity to gracefully halt the stream to the dock codec and initiate the hardware undock sequence.
- A signal on the docking connector is connected to the switch that isolates the dock codec signals from the PCH HD Audio link signals (DOCK\_DET# in the conceptual diagram). When the undock event begins to occur the switch will be put into isolate mode.
- 3. The undock event is communicated to the ACPI BIOS using ACPI control methods that are outside the scope of this section of the document.
- 4. ACPI BIOS software writes a 0 to the DCKCTL.DA bit. ACPI BIOS then calls the HD Audio Bus Driver using plug-N-play IRP. The Bus Driver then posthumously cleans up the dock codec stream.
- 5. The HD Audio controller hardware is oblivious to the fact that a surprise undock occurred. The flow from this point on is identical to the normal undocking sequence described in section 0 starting at step 3). It finishes with the hardware clearing the DCKSTS.DM bit set to 0 indicating that the dock is now un-mated. The controller is now ready for a subsequent docking event.

# 5.22.1.7 Interaction Between Dock/Undock and Power Management States

When exiting from S3, PLTRST# will be asserted. The POST BIOS is responsible for initiating the docking sequence if the dock is already attached when PLTRST# is deasserted. POST BIOS writes a 1 to the DCKCTL.DA bit prior to the HD Audio driver deasserting CRTS# and detecting and enumerating the codecs attached to the HDA\_DOCK\_RST# signal. The HD Audio controller does not directly monitor a hardware signal indicating that a dock is attached. Therefore a method outside the scope of this document must be used to cause the POST BIOS to initiate the docking sequence.

When exiting from D3, CRST# will be asserted. When CRST# bit is "0" (asserted), the DCKCTL.DA bit is not cleared. The dock state machine will be reset such that HDA\_DOCK\_EN# will be de-asserted, HDA\_DOCK\_RST# will be asserted and the DCKSTS.DM bit will be cleared to reflect this state. When the CRST# bit is de-asserted, the dock state machine will detect that DCKCTL.DA is set to "1" and will begin sequencing through the dock process. Note that this does not require any software intervention.

# 5.22.1.8 Relationship between HDA\_DOCK\_RST# and HDA\_RST#

HDA\_RST# will be asserted when a PLTRST# occurs or when the CRST# bit is 0. As long as HDA\_RST# is asserted, the DOCK\_RST# signal will also be asserted.

When PLTRST# is asserted, the DCKCTL.DA and DCKSTS.DM bits will be get cleared to their default state (0's), and the dock state machine will be reset such that HDA\_DOCK\_EN# will be de-asserted, and HDA\_DOCK\_RST# will be asserted. After any PLTRST#, POST BIOS software is responsible for detecting that a dock is attached and then writing a "1" to the DCKCTL.DA bit prior to the HD Audio Bus Driver de-asserting CRST#.


When CRST# bit is "0" (asserted), the DCKCTL.DA bit is not cleared. The dock state machine will be reset such that HDA\_DOCK\_EN# will be de-asserted, HDA\_DOCK\_RST# will be asserted and the DCKSTS.DM bit will be cleared to reflect this state. When the CRST# bit is de-asserted, the dock state machine will detect that DCKCTL.DA is set to "1" and will begin sequencing through the dock process. Note that this does not require any software intervention



# Intel® Active Management Technology 6.0 (Intel® 5.23

Intel® Active Management Technology is a set of advanced manageability features developed to meet the evolving demands placed on IT to manage a network infrastructure. Intel® AMT reduces the Total Cost of Ownership (TCO) for IT management through features such as asset tracking, remote manageability, and robust policy-based security, resulting in fewer desk-side visits and reduced incident support durations. Intel® AMT extends the manageability capability for IT through Out Of Band (OOB), allowing asset information, remote diagnostics, recovery, and contain capabilities to be available on client systems even when they are in a low power, or "off" state, or in situations when the operating system is hung.

Figure 5-11. PCH Intel® Management Engine High-Level Block Diagram



- M = manageability space, H = host space, E = PCI Express\* configuration space, C = PCI 2.3 compatible configuration space only

  \* = Flack is
- = Flash is accessible by host but does not appear in configuration space



# 5.23.1 Intel® AMT6.x and ASF 2.0 Features

- E-Asset Tag and OOB hardware and software Inventory Logs
- OOB Alerts that may trigger one or more aspects of Intel<sup>®</sup> AM's management and security features over IPv4, IPv6, and KVM. Available only over wired LAN.
- IDE Redirect and Serial over LAN for Remote Control
- · Remote diagnostics, remote BIOS recovery and update
- OS Lock-Up Alert and operating system Repair
- Wake capability from lower system power state, including Wake on LAN\* (WOL), Wake on Manageability Packet (WOME), Wake on VOIP (WOV), and Wake on Event (WOX).
- DASH 1.0/1.1 profile compatibility and Microsoft\* NAP\* posturing.
- Client Initiated Remote Access (CIRA)—Allows a client on the internet to, at its request, make itself discoverable on an AMT infrastructure behind a firewall for remote manageability. Available both over wired and wireless LAN.
- Intel<sup>®</sup> Anti-Theft Technology OOB key recovery.

# 5.23.2 Intel® AMT Requirements

Intel $^{\otimes}$  AMT is a platform-level solution that uses multiple system components including:

- Intel® AMT-Ready PCH SKU
- Intel<sup>®</sup> Gigabit Ethernet PHY (Intel<sup>®</sup> 82577/82578 Gigabit Platform LAN Connect device) with Intel<sup>®</sup> AMT for remote access
- SPI flash memory that meets requirements set in Section 5.24.4 (64 Mb minimum for Intel® AMT 6.0) to store asset information, management software code, and logs
- $\bullet\,$  BIOS to provide asset detection and POST diagnostics (BIOS and Intel® AMT can optionally share same flash memory device)
- An ISV software package such as LANDesk\*, Altiris\*, or Microsoft\* SMS\* to tale advantage of Intel<sup>®</sup> AMT's platform manageability capabilities



# 5.24 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is a 4-pin interface that provides a lower-cost alternative for system flash versus the Firmware Hub on the LPC bus.

The 4-pin SPI interface consists of clock (CLK), master data out (Master Out Slave In (MOSI)), master data in (Master In Slave Out (MISO)) and an active low chip select (SPI\_CS[1:0]#).

The PCH supports up to two SPI flash devices using two separate Chip Select pins. Each SPI flash device can be up to 16 MBytes. The PCH SPI interface supports 20 MHz, 33MHz, and 50 MHz SPI devices. A SPI Flash device on with Chip Select 0 with a valid descriptor MUST be attached directly to the PCH.

Communication on the SPI bus is done with a Master – Slave protocol. The Slave is connected to the PCH and is implemented as a tri-state bus.

**Note:** If Boot BIOS Strap = '00' LPC is selected as the location for BIOS. BIOS may still be

placed on LPC, but all platforms with the PCH requires SPI flash connected directly to the PCH's SPI bus with a valid descriptor connected to Chip select 0 to boot.

**Note:** When SPI is selected by the Boot BIOS Destination Strap and a SPI device is detected by the PCH, LPC based BIOS flash is disabled.

# 5.24.1 SPI Supported Feature Overview

SPI Flash on the PCH has two operational modes, descriptor and non-descriptor.

# 5.24.1.1 Non-Descriptor Mode

Non-Descriptor Mode is not supported as a valid flash descriptor is required for all PCH Platforms.

# 5.24.1.2 Descriptor Mode

Descriptor Mode is required for all SKUs of the PCH. It enables many new features of the chipset:

- Integrated Gigabit Ethernet and Host processor for Gigabit Ethernet Software
- Intel<sup>®</sup> Active Management Technology
- Intel<sup>®</sup> Quiet System Technology
- Intel<sup>®</sup> Management Engine Firmware
- PCI Express\* root port configuration
- Supports up to two SPI components using two separate chip select pins
  - 2 SPI Flash components or
  - 1 SPI Flash and 1 user authentication device.
- Hardware enforced security restricting master accesses to different regions
- Chipset Soft Strap regions provides the ability to use Flash NVM as an alternative to hardware pull-up/pull-down resistors for the PCH and Processor
- Supports the SPI Fast Read instruction and frequencies of up to 33 MHz
- Uses standardized Flash Instruction Set



# 5.24.1.2.1 SPI Flash Regions

In Descriptor Mode the Flash is divided into five separate regions:

Region	Content		
0	Flash Descriptor		
1	BIOS		
2	Management Engine		
3	Gigabit thern <b>∉</b> t		
4	Platform ata D		

Only three masters can access the four regions: Host processor running BIOS code, Integrated Gigabit Ethernet and Host processor running Gigabit Ethernet Software, and Management Engine. The only required region is Region 0, the Flash Descriptor. Region 0 must be located in the first sector of device 0 (offset 0).

# Flash Region Sizes

SPI flash space requirements differ by platform and configuration. The Flash Descriptor requires one 4 KB or larger block. GbE requires two 4 KB or larger blocks. The amount of flash space consumed is dependent on the erase granularity of the flash part and the platform requirements for the ME and BIOS regions. The ME region will contain firmware to support Intel<sup>®</sup> Advanced Fan Speed Control, Intel<sup>®</sup> Active Management Technology, and ASF 2.0.

Table 5-52. Region Size versus Erase Granularity of Flash Components


Region	Size with 4 KB Blocks	Size with 8 KB Blocks	Size with 64 KB Blocks
Descriptor	4 KB	8 KB	64 KB
GbE	8 KB	16 KB	128 KB
BIOS	Varies by Platform	Varies by Platform	Varies by Platform
ME	Varies by Platform	Varies by Platform	Varies by Platform



# 5.24.1.3 Device Partitioning

The PCH SPI Flash controller supports two sets of attributes in SPI flash space. This allows for supporting an asymmetric flash component that has two separate sets of attributes in the upper and lower part of the memory array. An example of this is a flash part that has different erase granularities in two different parts of the memory array. This allows for the usage of two separate flash vendors if using two different flash parts.

Figure 5-12. Flash Partition Boundary






### 5.24.2 Flash Descriptor

The maximum size of the Flash Descriptor is 4 KB. If the block/sector size of the SPI flash device is greater than 4 KB, the flash descriptor will only use the first 4 KB of the first block. The flash descriptor requires its own block at the bottom of memory (00h). The information stored in the Flash Descriptor can only be written during the manufacturing process as its read/write permissions must be set to Read only when the computer leaves the manufacturing floor.

The Flash Descriptor is made up of eleven sections (see Figure 5-13).

Figure 5-13. Flash Descriptor Sections





- 1. The Flash signature selects Descriptor Mode as well as verifies if the flash is programmed and functioning. The data at the bottom of the flash (offset 0) must be 0FF0A55Ah to be in Descriptor mode.
- 2. The Descriptor map has pointers to the other five descriptor sections as well as the size of each.
- 3. The component section has information about the SPI flash in the system including: the number of components, density of each, illegal instructions (such as chip erase), and frequencies for read, fast read and write/erase instructions.
- 4. The Region section points to the three other regions as well as the size of each region.
- 5. The master region contains the security settings for the flash, granting read/write permissions for each region and identifying each master by a requestor ID. See Section 5.24.2.1 for more information.
- 6 & 7. The Processor and PCH chipset soft strap sections contain Processor and PCH configurable parameters.
- 8. The Reserved region between the top of the Processor strap section and the bottom of the OEM Section is reserved for future chipset usages.
- The Descriptor Upper MAP determines the length and base address of the Management Engine VSCC Table.
- 10. The Management Engine VSCC Table holds the JEDEC ID and the VSCC information of the entire SPI Flash supported by the NVM image.
- 11. OEM Section is 256 Bytes reserved at the top of the Flash Descriptor for use by OEM.

#### 5.24.2.1 Descriptor Master Region

The master region defines read and write access setting for each region of the SPI device. The master region recognizes three masters: BIOS, Gigabit Ethernet, and Management Engine. Each master is only allowed to do direct reads of its primary regions.

Table 5-53. Region Access Control Table

	Master Read/	Write Access	
Region	Processor and BIOS	ME	GbE Controller
Descriptor	N/A	N/A	N/A
BIOS	CPU and BIOS can always read from and write to BIOS Region	Read / Write	Read / Write
Management Engine	Read / Write	ME can always read from and write to ME Region	Read / Write
Gigabit Ethernet	Read / Write	Read / Write	GbE software can always read from and write to GbE region
Platform Data Region	N/A	N/A	N/A



#### 5.24.3 Flash Access

There are two types of flash accesses:

#### Direct Access:

- Masters are allowed to do direct read only of their primary region
  - Gigabit Ethernet region can only be directly accessed by the Gigabit Ethernet controller. Gigabit Ethernet software must use Program Registers to access the Gigabit Ethernet region.
- Master's Host or Management Engine virtual read address is converted into the SPI Flash Linear Address (FLA) using the Flash Descriptor Region Base/Limit registers

#### Program Register Access:

- Program Register Accesses are not allowed to cross a 4 KB boundary and can not issue a command that might extend across two components
- Software programs the FLA corresponding to the region desired
  - Software must read the devices Primary Region Base/Limit address to create a FLA.

#### 5.24.3.1 Direct Access Security

- Requester ID of the device must match that of the primary Requester ID in the Master Section
- Calculated Flash Linear Address must fall between primary region base/limit
- · Direct Write not allowed
- Direct Read Cache contents are reset to 0's on a read from a different master
  - Supports the same cache flush mechanism in ICH7 which includes Program Register Writes

#### 5.24.3.2 Register Access Security

• Only primary region masters can access the registers

#### **Note:** Processor running Gigabit Ethernet software can access Gigabit Ethernet registers

- Masters are only allowed to read or write those regions they have read/write permission
- Using the Flash Region Access Permissions, one master can give another master read/write permissions to their area
- Using the five Protected Range registers, each master can add separate read/write protection above that granted in the Flash Descriptor for their own accesses
  - Example: BIOS may want to protect different regions of BIOS from being erased
  - Ranges can extend across region boundaries



#### 5.24.4 Serial Flash Device Compatibility Requirements

A variety of serial flash devices exist in the market. For a serial flash device to be compatible with the PCH SPI bus, it must meet the minimum requirements detailed in the following sections.

**Note:** All PCH platforms have require Intel<sup>®</sup> Management engine Firmware.

#### 5.24.4.1 PCH SPI Based BIOS Requirements

A serial flash device must meet the following minimum requirements when used explicitly for system BIOS storage.

- Erase size capability of at least one of the following: 64 Kbytes, 8 Kbytes, 4 Kbytes, or 256 bytes.
- Device must support multiple writes to a page without requiring a preceding erase cycle (see Section 5.24.5)
- Serial flash device must ignore the upper address bits such that an address of FFFFFFh aliases to the top of the flash memory.
- SPI Compatible Mode 0 support (clock phase is 0 and data is latched on the rising edge of the clock).
- If the device receives a command that is not supported or incomplete (less than 8 bits), the device must complete the cycle gracefully without any impact on the flash content.
- An erase command (page, sector, block, chip, etc.) must set all bits inside the designated area (page, sector, block, chip, etc.) to 1 (Fh).
- Status Register bit 0 must be set to 1 when a write, erase or write to status register
  is in progress and cleared to 0 when a write or erase is NOT in progress.
- Devices requiring the Write Enable command mst automatically clear the Write Enable Latch at the end of Data Program instructions.
- Byte write must be supported. The flexibility to perform a write between 1 byte to 64 bytes is recommended.
- Hardware Sequencing requirements are optional in BIOS only platforms.
- SPI flash parts that do not meet Hardware sequencing command set requirements may work in BIOS only platforms using software sequencing.

#### 5.24.4.2 Integrated LAN Firmware SPI Flash Requirements

A serial flash device that will be used for system BIOS and Integrated LAN or Integrated LAN only must meet all the SPI Based BIOS Requirements plus:

- Hardware sequencing
- 4, 8, or 64 KB erase capability must be supported.

#### 5.24.4.2.1 SPI Flash Unlocking Requirements for Integrated LAN

BIOS must ensure there is no SPI flash based read/write/erase protection on the GbE region. GbE firmware and drivers for the integrated LAN need to be able to read, write and erase the GbE region at all times.



#### 5.24.4.3 Intel® Management Engine Firmware SPI Flash Requirements

Intel $^{(\!R\!)}$  Management Engine Firmware must meet the SPI flash based BIOS Requirements plus:

- · Hardware Sequencing.
- Flash part must be uniform 4 KB erasable block throughout the entire device or have 64 KB blocks with the first block (lowest address) divided into 4 KB or 8 KB blocks.
- Write protection scheme must meet SPI flash unlocking requirements for Management Engine.

#### 5.24.4.3.1 SPI Flash Unlocking Requirements for Management Engine

Flash devices must be globally unlocked (read, write and erase access on the ME region) from power on by writing 00h to the flash's status register to disable write protection.

If the status register must be unprotected, it must use the enable write status register command 50h or write enable 06h.

Opcode 01h (write to status register) must then be used to write a single byte of 00h into the status register. This must unlock the entire part. If the SPI flash's status register has non-volatile bits that must be written to, bits [5:2] of the flash's status register must be all 0h to indicate that the flash is unlocked.

If bits [5:2] return a non zero values, the Intel<sup>®</sup> ME firmware will send a write of 00h to the status register. This must keep the flash part unlocked.

If there is no need to execute a write enable on the status register, then opcodes 06h and 50h must be ignored.

After global unlock, BIOS has the ability to lock down small sections of the flash as long as they do not involve the ME or GbE region.

#### 5.24.4.4 Hardware Sequencing Requirements

Table 5-54 contains a list of commands and the associated opcodes that a SPI-based serial flash device must support to be compatible with hardware sequencing.

#### Table 5-54. Hardware Sequencing Commands and Opcode Requirements (Sheet 1 of 2)

Commands	Opcode	Notes
Write to Status Register	01h	Writes a byte to SPI flash's status register. Enable Write to Status Register command must be run prior to this command.
Program Data	02h	Single byte or 64 byte write as determined by flash part capabilities and software.
Read Data	03h	
Write Disable	04h	
Read Status	05h	Outputs contents of SPI flash's status register
Write Enable	06h	
Fast Read	0Bh	
Enable Write to Status Register	50h or 60h	Enables a bit in the status register to allow an update to the status register



Table 5-54. Hardware Sequencing Commands and Opcode Requirements (Sheet 2 of 2)

Commands	Opcode	Notes
Erase	Program mable	256B, 4 Kbyte, 8 Kbyte or 64 Kbyte
Full Chip Erase	C7h	
JEDEC ID	9Fh	See Section 5.24.4.4.1.

#### 5.24.4.4.1 JEDEC ID

Since each serial flash device may have unique capabilities and commands, the JEDEC ID is the necessary mechanism for identifying the device so the uniqueness of the device can be comprehended by the controller (master). The JEDEC ID uses the opcode 9Fh and a specified implementation and usage model. This JEDEC Standard Manufacturer and Device ID read method is defined in Standard JESD21-C, PRN03-NV.

#### 5.24.5 Multiple Page Write Usage Model

The system BIOS and Intel<sup>®</sup> Management Engine firmware usage models require that the serial flash device support multiple writes to a page (minimum of 512 writes) without requiring a preceding erase command. BIOS commonly uses capabilities such as counters that are used for error logging and system boot progress logging. These counters are typically implemented by using byte-writes to 'increment' the bits within a page that have been designated as the counter. The Intel<sup>®</sup> ME firmware usage model requires the capability for multiple data updates within any given page. These data updates occur using byte-writes without executing a preceding erase to the given page. Both the BIOS and Intel<sup>®</sup> ME firmware multiple page write usage models apply to sequential and non-sequential data writes.

#### Note:

This usage model requirement is based on any given bit only being written once from a `1' to a `0'without requiring the preceding erase. An erase would be required to change bits back to the 1 state.

#### 5.24.5.1 Soft Flash Protection

There are two types of flash protection that are not defined in the flash descriptor supported by PCH:

- 1. BIOS Range Write Protection
- 2. SMI#-Based Global Write Protection

Both mechanisms are logically OR'd together such that if any of the mechanisms indicate that the access should be blocked, then it is blocked. Table 5-55 provides a summary of the mechanisms.

#### Table 5-55. Flash Protection Mechanism Summary

Mechanism	Accesses Blocked	Range Specific?	Reset-Override or SMI#- Override?	Equivalent Function on FWH
BIOS Range Write Protection	Writes	Yes	Reset Override	FWH Sector Protection
Write Protect	Writes	No	SMI# Override	Same as Write Protect in Intel <sup>®</sup> ICHs for FWH

A blocked command will appear to software to finish, except that the Blocked Access status bit is set in this case.



#### 5.24.5.2 BIOS Range Write Protection

The PCH provides a method for blocking writes to specific ranges in the SPI flash when the Protected BIOS Ranges are enabled. This is achieved by checking the Opcode type information (which can be locked down by the initial Boot BIOS) and the address of the requested command against the base and limit fields of a Write Protected BIOS range.

Note:

Once BIOS has locked down the Protected BIOS Range registers, this mechanism remains in place until the next system reset.

#### 5.24.5.3 SMI# Based Global Write Protection

The PCH provides a method for blocking writes to the SPI flash when the Write Protected bit is cleared (that is, protected). This is achieved by checking the Opcode type information (which can be locked down by the initial Boot BIOS) of the requested command.

The Write Protect and Lock Enable bits interact in the same manner for SPI BIOS as they do for the FWH BIOS.

#### 5.24.6 Flash Device Configurations

The PCH-based platform must have a SPI flash connected directly to the PCH with a valid descriptor and  ${\rm Intel}^{\circledR}$  Management Engine Firmware. BIOS may be stored in other locations such as Firmware Hub and SPI flash hooked up directly to an embedded controller for Mobile platforms. Note this will not avoid the direct SPI flash connected to PCH requirement.

#### 5.24.7 SPI Flash Device Recommended Pinout

The table below contains the recommended serial flash device pin-out for an 8-pin device. Use of the recommended pin-out on an 8-pin device reduces complexities involved with designing the serial flash device onto a motherboard and allows for support of a common footprint usage model (see Section 5.24.8.1).

Table 5-56. Recommended Pinout for 8-Pin Serial Flash Device

Pin #	Signal	
1	Chips elect	S
2	Data Output	
3	Write Protect	
4	Ground	
5	Data Input	
6	Serial Clock	
7	Hold eset	/ R
8	Supply Voltage	

Although an 8-pin device is preferred over a 16-pin device due to footprint compatibility, the following table contains the recommended serial flash device pin-out for a 16-pin SOIC.



#### 5.24.8 Serial Flash Device Package

Table 5-57. Recommended Pinout for 16-Pin Serial Flash Device

Pin #	Signal	Pin #	Signal
1	Hold / Reset	9	Write Protect
2	Supply Voltage	10	Ground
3	No Connect	11	No Connect
4	No Connect	12	No Connect
5	No Connect	13	No Connect
6	No Connect	14	No Connect
7	Chip Select	15	Serial Data In
8	Serial Data Out	16	Serial Clock

#### 5.24.8.1 Common Footprint Usage Model

To minimize platform motherboard redesign and to enable platform Bill of Material (BOM) selectability, many PC System OEM's design their motherboard with a single common footprint. This common footprint allows population of a soldered down device or a socket that accepts a leadless device. This enables the board manufacturer to support, using selection of the appropriate BOM, either of these solutions on the same system without requiring any board redesign.

The common footprint usage model is desirable during system debug and by flash content developers since the leadless device can be easily removed and reprogrammed without damage to device leads. When the board and flash content is mature for high-volume production, both the socketed leadless solution and the soldered down leaded solution are available through BOM selection.

#### 5.24.8.2 Serial Flash Device Package Recommendations

It is highly recommended that the common footprint usage model be supported. An example of how this can be accomplished is as follows:

- The recommended pinout for 8-pin serial flash devices is used (see Section 5.24.7).
- The 8-pin device is supported in either an 8-contact VDFPN (6x5 mm MLP) package or an 8-contact WSON (5x6 mm) package. These packages can fit into a socket that is land pattern compatible with the wide body SO8 package.
- The 8-pin device is supported in the SO8 (150 mil) and in the wide-body SO8 (200 mil) packages.

The 16-pin device is supported in the SO16 (300 mil) package.



# 5.25 Intel<sup>®</sup> Quiet System Technology (Intel<sup>®</sup> QST) (Desktop Only)

The PCH implements 4 PWM and 4 TACH signals for Intel<sup>®</sup> Quiet System Technology (QST).

Note:

Intel<sup>®</sup> Quiet System Technology functionality requires a correctly configured system, including an appropriate processor, PCH with Intel<sup>®</sup> ME, Intel<sup>®</sup> ME Firmware, and system BIOS support.

#### 5.25.1 PWM Outputs

This signal is driven as open-drain. An external pull-up resistor is integrated into the fan to provide the rising edge of the PWM output signal. The PWM output is driven low during reset, which represents 0% duty cycle to the fans. After reset de-assertion, the PWM output will continue to be driven low until one of the following occurs:

- The internal PWM control register is programmed to a non-zero value by the Intel<sup>®</sup> QST firmware.
- The watchdog timer expires (enabled and set at 4 seconds by default).
- The polarity of the signal is inverted by the Intel® QST firmware.

Note that if a PWM output will be programmed to inverted polarity for a particular fan, then the low voltage driven during reset represents 100% duty cycle to the fan.

#### 5.25.2 TACH Inputs

This signal is driven as an open-collector or open-drain output from the fan. An external pull-up is expected to be implemented on the motherboard to provide the rising edge of the TACH input. This signal has analog hysteresis and digital filtering due to the potentially slow rise and fall times. This signal has a weak internal pull-up resistor to keep the input buffer from floating if the TACH input is not connected to a fan.

## 5.26 Feature Capability Mechanism

A set of registers is included in the PCH LPC Interface (Device 31, Function 0, offset E0h–EBh) that allows the system software or BIOS to easily determine the features supported by the PCH. These registers can be accessed through LPC PCI configuration space, thus allowing for convenient single point access mechanism for chipset feature detection.

This set of registers consists of:

- Capability ID (FDCAP)
- Capability Length (FDLEN)
- Capability Version and Vendor-Specific Capability ID (FDVER)
- Feature Vector (FVECT)



## 5.27 PCH Display Interfaces

The PCH has four display ports, one analog and three digital ports B, C, and D. Each port can transmit data according to one or more protocols. The digital port B can be configured to drive natively HDMI, DVI and DisplayPort or can be connected to an external device (SDVO) that converts one protocol to another. Examples of these are TV encoders, external DACs, LVDS transmitters, HDMI transmitters and TMDS transmitters. Digital ports C and D can be configured to drive natively HDMI, DVI and DisplayPort configurations. Each display port has control signals that may be used to control, configure and/or determine the capabilities of an external device.

The PCH has one dedicated analog port.

The PCH's analog port uses an integrated 350 MHz RAMDAC that can directly drive a standard progressive scan analog monitor up to a resolution of 2048x1536 pixels with 32-bit color at 75 Hz.

The PCH SDVO port (configured through Digital Port B) is capable of driving a 200 MP pixel rate.

Each Digital port is capable of driving a digital display up to 2560x1600 @ 60 Hz using DP and 1920x 1200 @ 60 Hz using HDMI, DVI (with reduced blanking).

### 5.27.1 Analog Display Port Characteristics

The analog display port provides a RGB signal output along with a HSYNC and VSYNC signal. There is an associated DDC signal pair that is implemented using GPIO pins dedicated to the analog port. The intended target device is for a CRT based monitor with a VGA connector. Display devices such as LCD panels with analog inputs may work satisfactory but no functionality added to the signals to enhance that capability.

Figure 5-14. Analog Port Characteristics

Signal	Port Characteristic	Support
	Voltage Range	0.7 V p-p only
D.CD	Monitor Sense	Analog Compare
RGB	Analog Copy Protection	No
	Sync on Green	No
	Voltage	2.5 V
	Enable/Disable	Port control
HSYNC	Polarity adjust	VGA or port control
VSYNC	Composite Sync Support	No
	Special Flat Panel Sync	No
	Stereo Sync	No
DDC	Voltage	Externally buffered to 5V
DDC	Control	Through GPIO interface

#### 5.27.1.1 Integrated RAMDAC

The display function contains a RAM-based Digital-to-Analog Converter (RAMDAC) that transforms the digital data from the graphics and video subsystems to analog data for the CRT monitor. The PCH's integrated 350 MHz RAMDAC supports resolutions up to 2048x 1536 @ 75 Hz. Three 8-bit DACs provide the R, G, and B signals to the monitor.



#### 5.27.1.1.1 Sync Signals

HSYNC and VSYNC signals are digital and conform to TTL signal levels at the connector. Since these levels cannot be generated internal to the device, external level shifting buffers are required. These signals can be polarity adjusted and individually disabled in one of the two possible states. The sync signals should power up disabled in the high state. No composite sync or special flat panel sync support will be included.

#### 5.27.1.1.2 VESA/VGA Mode

VESA/VGA mode provides compatibility for pre-existing software that set the display mode using the VGA CRTC registers. Timings are generated based on the VGA register values and the timing generator registers are not used.

#### 5.27.1.2 DDC (Display Data Channel)

DDC is a standard defined by VESA. Its purpose is to allow communication between the host system and display. Both configuration and control information can be exchanged allowing plug- and-play systems to be realized. Support for DDC 1 and 2 is implemented. The PCH uses the DDC\_CLK and DDC\_DATA signals to communicate with the analog monitor. The PCH will generate these signals at 2.5 V. External pull-up resistors and level shifting circuitry should be implemented on the board.

#### 5.27.2 Digital Display Interfaces

The PCH can drive HDMI, DVI, LDVS (Mobile only) and DisplayPort natively. The digital ports B, C, and or D can be configured to drive HDMI, DVI and DisplayPort. The digital ports are multiplexed onto the PEG interface.

#### **5.27.2.1 LVDS** (Mobile only)

LVDS for flat panel is compatible with the ANSI/TIA/EIA-644 specification. This is an electrical standard only defining driver output characteristics and receiver input characteristics.

Each channel supports transmit clock frequency ranges from 25 MHz to 112 MHz, which provides a throughput of up to 784 Mbps on each data output and up to 112 MP/s on the input. When using both channels, each carry a portion of the data; thus, doubling the throughput to a maximum theoretical pixel rate of 224 MP/s.


There are two LVDS transmitter channels (Channel A and Channel B) in the LVDS interface. Channel A and Channel B consist of 4-data pairs and a clock pair each.

The LVDS data pair is used to transfer pixel data as well as the LCD timing control signals.

Figure 5-15 shows a pair of LVDS signals and swing voltage.




Figure 5-15. LVDS Signals and Swing Voltage



1s and 0s are represented the differential voltage between the pair of signals. As shown in the Figure 5-16 a serial pattern of 1100011 represents one cycle of the clock.

Figure 5-16. LVDS Clock and Data Relationship



#### 5.27.2.2 LVDS Pair States

The LVDS pairs can be put into one of five states:

- Active
- Powered dwn tri-state
- Powered down 0 V
- Common ronde
- Send eros

When in the active state, several data formats are supported. When in powered down state, the circuit enters a low power state and drives out 0V or tri-states on both the output pins for the entire channel. The common mode tri-state is both pins of the pair set to the common mode voltage. When in the send zeros state, the circuit is powered up but sends only zero for the pixel color data regardless what the actual data is with the clock lines and timing signals sending the normal clock and timing data.

The LVDS Port can be enabled/disabled using software. A disabled port enters a low power state. Once the port is enabled, individual driver pairs may be disabled based on the operating mode. Disabled drivers can be powered down for reduced power consumption or optionally fixed to forced 0s output.

Individual pairs or sets of LVDS pairs can be selectively powered down when not being used. The panel power sequencing can be set to override the selected power state of the drivers during power sequencing.



#### 5.27.2.3 Single Channel versus Dual Channel Mode

In the single channel mode, only Channel-A is used. Channel-B cannot be used for single channel mode. In the dual channel mode, both Channel-A and Channel-B pins are used concurrently to drive one LVDS display.

In Single Channel mode, Channel A can take 18 bits of RGB pixel data, plus 3 bits of timing control (HSYNC/VSYNC/DE) and output them on three differential data pair outputs; or 24 bits of RGB (plus 4 bits of timing control) output on four differential data pair outputs. A dual channel interface converts 36 or 48 bits of color information plus the 3 or 4 bits of timing control respectively and outputs it on six or eight sets of differential data outputs respectively.

Dual Channel mode uses twice the number of LVDS pairs and transfers the pixel data at twice the rate of the single channel. In general, one channel will be used for even pixels and the other for odd pixel data. The first pixel of the line is determined by the display enable going active and that pixel will be sent out Channel-A. All horizontal timings for active, sync, and blank will be limited to be on two pixel boundaries in the two channel modes.

Note:

Platforms using the PCH for integrated graphics support 2- bpp display panels of Type 1 only (compatible with VESA LVDS color mapping).

#### 5.27.2.4 Panel Power Sequencing

This section provides details for the power sequence timing relationship of the panel power, the backlight enable and the LVDS data timing delivery. to meet the panel power timing specification requirements two signals, LFP\_VDD\_EN and LFP\_BKLT\_EN, are provided to control the timing sequencing function of the panel and the backlight power supplies.

A defined power sequence is recommended when enabling the panel or disabling the panel. The set of timing parameters can vary from panel to panel vendor, provided that they stay within a predefined range of values. The panel VDD power, the backlight on/ off state and the LVDS clock and data lines are all managed by an internal power sequencer.

T1+T2 T4 T5 TX Т3 Panel On Panel VDD Enable Panel BackLight Enable Off Valid Clock/Data Lines Power On Sequence from off state and Power Off Sequence after full On

Figure 5-17. Panel Power Sequencing

NOTE: Support for programming parameters TX and T1 through T5 using software is provided.



#### 5.27.2.5 LVDS DDC

• The display pipe selected by the LVDS display port is programmed with the panel timing parameters that are determined by installed panel specifications or read from an onboard EDID ROM. The programmed timing values are then 'locked' into the registers to prevent unwanted corruption of the values. From that point on, the display modes are changed by selecting a different source size for that pipe, programming the VGA registers, or selecting a source size and enabling the VGA.


#### 5.27.2.6 High Definition Multimedia Interface

The High-Definition Multimedia Interface (HDMI) is provided for transmitting uncompressed digital audio and video signals from DVD players, set-top boxes and other audiovisual sources to television sets, projectors and other video displays. It can carry high quality multi-channel audio data and all standard and high-definition consumer electronics video formats. HDMI display interface connecting the PCH and display devices uses transition minimized differential signaling (TMDS) to carry audiovisual information through the same HDMI cable.

HDMI includes three separate communications channels: TMDS, DDC, and the optional CEC (consumer electronics control). As shown in Figure 5-18, the HDMI cable carries four differential pairs that make up the TMDS data and clock channels. These channels are used to carry video, audio, and auxiliary data. In addition, HDMI carries a VESA Display data channel (DDC). The DDC channel is used by an HDMI Source to determine the capabilities and characteristics of the Sink.

Audio, video and auxiliary (control/status) data is transmitted across the three TMDS data channels. The video pixel clock is transmitted on the TMDS clock channel and is used by the receiver for data recovery on the three data channels. The digital display data signals driven natively through the PCH are AC coupled and needs level shifter to convert the AC coupled signals to the HDMI compliant digital signals.

Figure 5-18. HDMI Overview





#### 5.27.2.7 Digital Video Interface (DVI)

The PCH digital ports can be configured to drive DVI-D. DVI uses TMDS for transmitting data from the transmitter to the receiver which is similar to the HDMI protocol but the audio and CEC. See the HDMI section for more information on the signals and data transmission. To drive DVI-I through the back panel the VGA DDC signals is connected along with the digital data and clock signals from one of the digital port. When a system has support for DVI-I port, then either VGA or the DVI-D through a single DVI-I connector can be driven but not both simultaneously.


The digital display data signals driven natively through the PCH are AC coupled and needs level shifter to convert the AC coupled signals to the HDMI compliant digital signals.

#### 5.27.2.8 Display Port

DisplayPort is a digital communication interface that uses differential signalling to achieve a high bandwidth bus interface designed to support connections between PCs and monitors, projectors, and TV displays. DisplayPort is also suitable for display connections between consumer electronics devices such as high definition optical disc players, set top boxes, and TV displays.

A DisplayPort consists of a Main Link, Auxiliary channel, and a Hot Plug Detect signal. The Main Link is a uni-directional, high-bandwidth, and low latency channel used for transport of isochronous data streams such as uncompressed video and audio. The Auxiliary Channel (AUX CH) is a half-duplex bi-directional channel used for link management and device control. The Hot Plug Detect (HPD) signal serves as an interrupt request for the sink device.

Figure 5-19. DP Overview





#### 5.27.2.9 Embedded DisplayPort

Embedded DisplayPort (eDP) is a embedded version of the DisplayPort standard oriented towards applications such as notebook and All-In-One PC's. eDP will be supported only on digital Port D. Embedded DisplayPort also consists of a Main Link, Auxiliary channel, and a optional Hot Plug Detect signal.

The eDP support on desktop PCH is possible because of the addition of the panel power sequencing pins. The pins L\_VDD, L\_BKLT\_EN and L\_BLKT\_CTRL are added on the desktop PCH for panel power sequencing support. The eDP on the PCH can be configured for 2 or 4 lanes.

PCH is compliant with Embedded DisplayPort\* (eDP\*) Standard Version 1.1.

#### 5.27.2.10 **DP Aux Channel**

A bi-directional AC coupled AUX channel interface replaces the  $\rm I^2C$  on the DP. These pins are also multiplexed onto the PCI Express interface.  $\rm I^2C$ -to-Aux bridges shall be required to connect legacy EDID DP devices.

#### 5.27.2.11 DP Hot-Plug Detect (HPD)

The PCH supports HPD for Hot-Plug and sink events on the HDMI and DisplayPort interface.

#### 5.27.2.12 Integrated Audio over HDMI and DisplayPort

DisplayPort and HDMI interfaces on PCH support audio. Table 5-58 shows the supported audio technologies on the PCH.

#### Table 5-58. PCH supported Audio formats over HDMI and DisplayPort\*

Audio Formats	HDMI	DisplayPort
AC-3 - Dolby Digital	Yes	Yes. Validation Tentative (Depending on the panel availability)
Dolby* Digital Plus	Yes	Yes. Validation Tentative (Depending on the panel availability)
DTS-HD*	Yes	Yes. Validation Tentative (Depending on the panel availability)
LPCM, 192 KHz/24 bit, 8 Channel	Yes	Yes (two channel - upto 96 KHz 24 bit)
Dolby True HD, DTS HD Master Audio (Losses Blu-Ray Audio Format)	Yes	No

PCH is designed to support Silent stream. Silent stream is a integrated audio feature that enables short audio streams such as system events to be heard over the HDMI and DisplayPort monitors. PCH supports silent streams over the HDMI and DisplayPort interfaces at 32 KHz, 48 KHz, 96 KHz, and 192 KHz sampling rates only.




#### 5.27.2.13 Serial Digital Video Out (SDVO)

Serial Digital Video Out (SDVO) supports SDVO-LVDS only on the PCH. Though the SDVO electrical interface is based on the PCI Express interface, the protocol and timings are completely unique. The PCH uses an external SDVO device to translate from SDVO protocol and timings to the desired display format and timings.

SDVO is supported only on digital Port B of the PCH.

Figure 5-20. SDVO Conceptual Block Diagram



#### 5.27.2.14 Control Bus

Communication to SDVO registers and if used, ADD2 PROMs and monitor DDCs, are accomplished by using the SDVOCTRLDATA and SDVOCTRLCLK signals through the SDVO device. These signals run up to 1 MHz and connect directly to the SDVO device.

The SDVO device is then responsible for routing the DDC and PROM data streams to the appropriate location. See SDVO device datasheets for level shifting requirements of these signals.

#### 5.27.2.15 High-bandwidth Digital Content Protection (HDCP)

HDCP is the technology for protecting high definition content against unauthorized copy or unreceptive between a source (computer, digital set top boxes etc) and the sink (panels, monitor and TVs). The PCH supports HDCP 1.4 for content protection over wired displays (HDMI, DVI and DisplayPort).

The HDCP 1.4 keys are integrated into the PCH and customers are not required to physically configure or handle the keys.



# **5.27.3** Mapping of Digital Display Signals

Table 5-59. PCH Digital Display Pin Mapping

Port Description	DisplayPort Signals	HDMI Signals	SDVO Signals	PCH Display Port Pin details
	DPB_LANE3	TMDSB_CLK	SDVOB_CLK	DDPB_[3]P
	DPB_LANE3#	TMDSB_CLKB	SDVOB_CLK#	DDPB_[3]N
	DPB_LANE2	TMDSB_DATA0	SDVOB_BLUE	DDPB_[2]P
	DPB_LANE2#	TMDSB_DATA0B	SDVOB_BLUE#	DDPB_[2]N
	DPB_LANE1	TMDSB_DATA1	SDVOB_GREEN	DDPB_[1]P
Port B	DPB_LANE1#	TMDSB_DATA1B	SDVOB_GREEN#	DDPB_[1]N
	DPB_LANE0	TMDSB_DATA2	SDVOB_RED	DDPB_[0]P
	DPB_LANE0#	TMDSB_DATA2B	SDVOB_RED*	DDPB_[0]N
	DPB_HPD	TMDSB_HPD		DDPB_HPD
	DPB_AUX			DDPB_AUXP
	DPB_AUXB			DDPB_AUXN
	DPC_LANE3	TMDSC_CLK		DDPC_[3]P
	DPC_LANE3#	TMDSC_CLKB		DDPC_[3]N
	DPC_LANE2	TMDSC_DATA0		DDPC_[2]P
	DPC_LANE2#	TMDSC_DATA0B		DDPC_[2]N
	DPC_LANE1	TMDSC_DATA1		DDPC_[1]P
Port C	DPC_LANE1#	TMDSC_DATA1B		DDPC_[1]N
	DPC_LANE0	TMDSC_DATA2		DDPC_[0]P
	DPC_LANE0#	TMDSC_DATA2B		DDPC_[0]N
	DPC_HPD	TMDSC_HPD		DDPC_HPD
	DPC_AUX			DDPC_AUXP
	DPC_AUXC			DDPC_AUXN
	DPD_LANE3	TMDSD_CLK		DDPD_[3]P
	DPD_LANE3#	TMDSD_CLKB		DDPD_[3]N
	DPD_LANE2	TMDSD_DATA0		DDPD_[2]P
	DPD_LANE2#	TMDSD_DATA0B		DDPD_[2]N
	DPD_LANE1	TMDSD_DATA1		DDPD_[1]P
port D	DPD_LANE1#	TMDSD_DATA1B		DDPD_[1]N
	DPD_LANE0	TMDSD_DATA2		DDPD_[0]P
	DPD_LANE0#	TMDSD_DATA2B		DDPD_[0]N
	DPD_HPD	TMDSD_HPD		DDPD_HPD
	DPD_AUX			DDPD_AUXP
	DPD_AUXD			DDPD_AUXN



#### 5.27.3.1 Control Bus

Communication to SDVO registers and if used, ADD2 PROMs and monitor DDCs, are accomplished by using the SDVOCTRLDATA and SDVOCTRLCLK signals through the SDVO device. These signals run up to 1 MHz and connect directly to the SDVO device.

The SDVO device is then responsible for routing the DDC and PROM data streams to the appropriate location. See SDVO device dataheets for level shifting requirements of these signals.

#### 5.27.4 Multiple Display Configurations

Microsoft Windows\* 2000, Windows\* XP, and Windows\* Vista operating systems supports for multi-monitor display. Since the PCH has several display ports available for its two pipes, it can support up to two different images on different display devices.

Timings and resolutions for these two images may be different. The PCH supports Dual Display Clone, Dual Display Twin, and Extended Desktop.

Dual Display Clone uses both display pipes to drive the same content, at the same resolution and color depth to two different displays. This configuration allows for different refresh rates on each display.

Dual Display Twin uses one of the display pipes to drive the same content, at the same resolution, color depth, and refresh rates to two different displays.

Extended Desktop uses both display pipes to drive different content, at potentially different resolutions, refresh rates, and color depths to two different displays. This configuration allows for a larger Windows Desktop by utilizing both displays as a work surface.

Note:

The PCH is also incapable of operating in parallel with an external PCI-Express graphics device. The PCH can, however, work in conjunction with a PCI graphics adapter.



# 5.28 Intel<sup>®</sup> Virtualization Technology

Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. This allows for multiple, independent operating systems to be running simultaneously on a single system. Intel® VT comprises technology components to support virtualization of platforms based on Intel architecture microprocessors and chipsets. The first revision of this technology (Intel® VT-x) added hardware support in the processor to improve the virtualization performance and robustness. The second revision of this specification (Intel® VT-d) adds chipset hardware implementation to improve I/O performance and robustness.

The Intel® VT-d spec and other VT documents can be referenced here: http://www.intel.com/technology/platform-technology/virtualization/index.htm

# 5.28.1 Intel® VT-d Objectives

The key Intel<sup>®</sup> VT-d objectives are domain based isolation and hardware based virtualization. A domain can be abstractly defined as an isolated environment in a platform to which a subset of host physical memory is allocated. Virtualization allows for the creation of one or more partitions on a single system. This could be multiple partitions in the same OS or there can be multiple operating system instances running on the same system offering benefits such as system consolidation, legacy migration, activity partitioning or security.

### 5.28.2 Intel® VT-d Features Supported

- The following devices and functions support FLR in the PCH:
  - High Definition Audio (Device 27: Function 0)
  - SATA Host Controller 1 (Device 31: Function 2)
  - SATA Host Controller 2 (Device 31: Function 5)
  - USB2 (EHCI) Host Controller 1 (Device 29: Function 0)
  - USB2 (EHCI) Host Controller 2 (Device 26: Function 0)
  - GbE Lan Host Controller (Device 25: Function 0)
- Interrupt virtualization support for IOxAPIC
- Virtualization support for HPETs

# 5.28.3 Support for Function Level Reset (FLR) in Intel<sup>®</sup> 5 Series Chipset and Intel<sup>®</sup> 3400 Series Chipset

Intel® VT-d allows system software (VMM/OS) to assign I/O devices to multiple domains. The system software, then, requires ways to reset I/O devices or their functions within, as it assigns/re-assigns I/O devices from one domain to another. The reset capability is required to ensure the devices have undergone proper re-initialization and are not keeping the stale state. A standard ability to reset I/O devices is also useful for the VMM in case where a guest domain with assigned devices has become unresponsive or has crashed.

PCI Express defines a form of device hot reset which can be initiated through the Bridge Control register of the root/switch port to which the device is attached. However, the hot reset cannot be applied selectively to specific device functions. Also, no similar standard functionality exists for resetting root-complex integrated devices.

Current reset limitations can be addressed through a *function level reset* (FLR) mechanism that allows software to independently reset specific device functions.



#### 5.28.4 Virtualization Support for PCH's IOxAPIC

The VT-d architecture extension requires Interrupt Messages to go through the similar Address Remapping as any other memory requests This is to allow domain isolation for interrupts such that a device assigned in one domain is not allowed to generate interrupts to another domain.

The Address Remapping for VT-d is based on the Bus:Device:Function field associated with the requests. Hence, it is required for the internal IOxAPIC to initiate the Interrupt Messages using a unique Bus:Device:Function.

The PCH supports BIOS programmable unique Bus:Device:Function for the internal IOxAPIC. The Bus:Device:Function field does not change the IOxAPIC functionality in anyway, nor promoting IOxAPIC as a stand-alone PCI device. The field is only used by the IOxAPIC in the following:

- As the Requestor ID when initiating Interrupt Messages to the processor
- As the Completer ID when responding to the reads targeting the IOxAPIC's Memory-Mapped I/O registers

# 5.28.5 Virtualization Support for High Precision Event Timer (HPET)

The VT-d architecture extension requires Interrupt Messages to go through the similar Address Remapping as any other memory requests This is to allow domain isolation for interrupts such that a device assigned in one domain is not allowed to generate interrupts to another domain.

The Address Remapping for VT-d is based on the Bus:Device:Function field associated with the requests. Hence, it is required for the HPET to initiate the direct FSB Interrupt Messages using unique Bus:Device:Function.

The PCH supports BIOS programmable unique Bus:Device:Function for each of the HPET timers. The Bus:Device:Function field does not change the HPET functionality in anyway, nor promoting it as a stand-alone PCI device. The field is only used by the HPET timer in the following:

- As the Requestor ID when initiating direct interrupt messages to the Processor
- As the Completer ID when responding to the reads targeting its Memory-Mapped registers

The registers for the programmable Bus:Device:Function for HPET timer 7:0 reside under the Device 31:Function 0 LPC Bridge's configuration space.



# 5.29 Intel<sup>®</sup> 5 Series Chipset and Intel<sup>®</sup> 3400 Series Chipset Platform Clocks

PCH-based platforms require several single-ended and differential clocks to synchronize signal operation and data propagation system-wide between interfaces, and across clock domains. Depending on implementation, the clocks will either be provided by a third-party clock chip, in buffered mode, or by the PCH itself.

In buffered mode, the clock chip provides the following clocks to the PCH:

- 133-MHz differential, SSC capable
- 100-MHz differential, SSC capable
- 100-MHz differential isolated for SATA, SSC capable
- 96 MHz differential
- 14.318 MHz single-ended
- Some clock chips may have an additional 25-Mhz single-ended output. This output is typically provided for LAN clocking and will not be routed through the PCH.

The output signals from the PCH are:

- 1x 133-MHz differential source for processor and memory, reusable as a 100-MHz PCI Express \* Gen. 1.1 clock source.
- 1x 100-MHz differential source for DMI (PCI Express\* 2.0 jitter tolerant)
- 2x 100-MHz differential sources for PCI Express\* 2.0
- 8x 100-MHz differential sources for PCI Express\* 1.1
- 5x 33.3 MHz single-ended source for PCI (1x of these is reserved as loopback clock)
- 1x 120-MHz differential source for onboard DisplayPort, reusable as a processor clock source.
- 2x flexible single-ended outputs that can range from 14.31818 OR 48 MHz usable for USB, legacy platform functions, etc.

## 5.29.1 Platform Clocking Requirements

Providing a platform-level clocking solution uses multiple system components including:

- Intel<sup>®</sup> 5 Series Chipset or Intel<sup>®</sup> 3400 Series Chipset
- 3rd party clock chip
- Intel CK505 clock specification
- 25 MHz Crystal source

§ §



# 6 Ballout Definition

This chapter contains the PCH ballout information.

# 6.1 PCH Desktop Ballout

This section contains the PCH Desktop ballout. Figure 6-1 and Figure 6-2 show the ballout from a top of the package quadrant view. Table 6-60 is the BGA ball list, sorted alphabetically by signal name.



Figure 6-1. PCH Ballout (top view—left side) (Desktop)

	•	•					•															
	BA	AY TP22_NCT	Vcc3_3_NC	AV	AU	AT	AR	AP	AN	AM	AL	AK CLKOUTFL	AJ	AH	AG	AF	AE	AD	AC	AB	AA	I
1	Vss_NCTF	F	TF		AD14		Vss		V5REF			EX1 / GPIO65		VccME		VccADAC			CRT_RED		VccAClk	1
2	Vss_NCTF	Vss_NCTF		Vcc3_3		AD23		AD13		AD16	AD22		VccME		CRT_DDC_ CLK		DAC_IREF	Vss		CRT_BLUE		2
3	Vcc3_3_NC TF	Vcc3_3	Vss	C/BE0#	AD12		AD9		AD15	GNT3# / GPIO55	CLKOUTFL EX3 /	Vss		VccME		Vss	Vss	CRT_VSYN	CRT_GRE		XCLK_RCO	3
		REQ2#/	PIRQH#/			PERR#	PIRQB#	REQ0#		AD18	GPIO67 AD24				CRT_DDC_			C CRT_HSYN	EN		MP	4
4		GPIO52	GPIO5 REQ1#/										VccME	VccME	DATA		Vss	С		CRT_IRTN	Vss	
5	PIRQD#		GPIO50	Vss	Vss	AD21		C/BE2#	Vss			Vss	VccME		VccME	Vss			Vss	Vss		5
6		C/BE1#		SERR#	AD2	DEVSEL#		PAR	AD29		TRDY#	GNT1# / GPIO51		VccME		CLKOUT_P CI0		Vss		EX2 / GPIO66		6
7	Vss		AD10	AD7				IRDY#	AD27		FRAME#	AD28		PIRQF# / GPIO3		REFCLK14I		CLKOUT_P CI1		DDPD_CT RLCLK		7
8		AD19		AD5	PIRQE#/ GPIO2	PIRQA#	AD11		STOP#		Vss	Vss		REQ3#/		VccME		Vss		Vss		8
9	GNT2# / GPIO53		AD8		Vss	AD0	AD6	AD4			AD26	Vss		GPIO54 Vss		CLKOUT_P		CLKOUT_P		DDPD_CT		9
																CI2		CI3 CLKOUTFL		DDPC CT		
10		AD3	C/BE3#	AD25						Vss	AD20	Vss		PCIRST#		VccME		EX0 / GPIO64		RLCLK		10
11		TACH3 / GPIO7	TACH0 / GPIO17	TACH2 / GPIO6		PIRQC#	Vss	AD1	AD31	AD17	CLKIN_PCI LOOPBAC	GNT0#		PME#		Vss		Vss		DDPC_CT RLDATA		11
12	PWM0		PWM2		Vss	FWH0 /	PWM1	PIRQG#/	Vss	Vss	K LDRQ0#	PLOCK#		AD30		Vss		CLKOUT_P		SDVO_CT		12
13		PWM3		HDA_SDIN	HDA_SDIN	LAD0		GPIO4						VccME		VccME		CI4 VccME		RLDATA SDVO_CT		13
14	Vss		HDA_BCLK	0 HDA_RST#	2	Vss	FWH4/	LDRQ1#/	Vss	Vss	TACH1 /	Vcc3 3		VCCIVIE		VCCIVIE				RLCLK		14
15		USBRBIAS		USBRBIAS	HDA_SYN	V 55	LFRAME#	GPI023	v 33	v 33	GPI01	VCC3_5	Vcc3_3	Vss		Reserved	VccME	VccME		VccME	VccME	15
16	USBP13P	#	V5REF_Su		C Vss	GPIO33	GPIO13	HDA_SDO	HDA_SDIN	FWH3/	FWH2 /	FWH1 /										16
17		USBP13N	s Vss	USBP10N	V55				3	LAD3	LAD2	LAD1	Vcc3_3	Vcc3_3		VccME	VccME 	VccME 		VccME 	VccME 	17
18		USBP8P	Vss	USBP10P		Vss	Vss	HDA_SDIN 1	Vss	Vss	USBP12P	USBP12N	VccSusHD A	Vcc3_3		Vss	VccCore	VccCore		Vss	VccME	18
19	USBP8N		USBP7P		Vss									Vss		VccCore	VccCore	Vss		Vss	Vss	19
20 21	Vss	USBP5N	USBP5P	USBP7N USBP4N	Vss	USBP11P	USBP11N	Vss	USBP9P	USBP9N	USBP6P	USBP6N	Vss	VccIO		VccCore	VccCore	VccCore		Vss	Vss	20 21
22		USBP2P		USBP4P	Vss	Vss	USBP3N	USBP3P	Vss	CLKIN_DO	CLKIN_DO	Vss	VccIO	VccIO		VccCore	VccCore	Vss		Vss	Vss	22
23	USBP1N		USBP2N		Vss					T_96N	T_96P			VccIO		VccCore	VccCore	VccCore		Vss	VccCore	23
24		USBP1P	Vss	Vss		TP9	TP10	Vss	INTRUDER	PWROK	RSMRST#	RTCRST#	Vss	Vss		VccCore	VccCore	Vss		VccCore	VccCore	24
25		USBP0P	USBPON	VccSus3 3					#				V 55	V 55		vcccore	VCCCOIE	VSS		vcccole	VCCCOIE	25
26	VccSus3_3		VccSus3_3		VccSus3_3	VccSus3_3	VccSus3_3	VccSus3_3	VccSus3_3	VccSus3_3	VccSus3_3	VccSus3_3	Vss	Vss		Vss	VccCore	VccCore		VccCore	VccIO	26
27		VccSus3_3		VccSus3_3	VccSus3_3									Vss		DcpSusByp	Vcc3_3	Vcc3_3		Vss	VccIO	27
28	Vss		Vss	Vss		VccIO	Vss	SRTCRST#	Vss	Vss	OC5# /	OC2# /	Vss									28
29		VccRTC		VccSus3_3	Vss						GPIO9	GPIO41	V 33									29
			1			OC1#/		OC3# /		OC7# /	OC6# /			Vss		Vss		Vss		Vss		1
30	RTCX2		RTCX1		Vss	GPIO40	Vss	GPIO42	Vss	GPIO14	GPIO10	GPIO8		TP21		DcpSus		Vss		Vss		30
31		LAN_RST#	INTVRMEN	SML1CLK / GPIO58		OC0# / GPIO59	SML1DATA / GPIO75	OC4# / GPIO43	SST	SMBDATA	SMBALERT #/GPIO11	SUS_STAT # / GPIO61		SUSCLK / GPIO62		Vss		Vss		SATA2TXN		31
		SML1ALER																				
32		T#/ GPIO74/ CLK_CFG_ SEL2	DRAMPWR OK	SMBCLK						Vss	GPIO57	Vss		Vss		Vss		SATA5TXP		SATA2TXP		32
33	SMLOALER T#/ GPIO60/ CLK_CFG_ SEL3		SMLOCLK		Vss	RI#	WAKE#	PCIECLKR Q3# / GPIO25			MEPWROK	JTAG_TCK		DcpSST		Vss		SATA5TXN		Vss		33
34		GPIO72		PLTRST#	LAN_PHY_ PWR_CTR	SML0DATA	GPIO24		JTAG_TDO		JTAG_TMS	Vss		Vss		SATA5RXP		Vss		Vss		34
35	SLP_LAN#		PEG_B_CL KRQ#/	SLP_S3#	L / GPIO12			SLP_S4#	PCIECLKR Q0#/		TRST#	TP18		TP23		SATA5RXN		SATA2RXP		SATA1TXP		35
36	/ GPIO29	GPIO15	GPIO56	PCIECLKR Q6# /	SLP_S5#/	SLP_M#		PCIECLKR Q7# /	GPIO73		JTAG_TDI	PWRBTN#		Vss		Vss		SATA2RXN		SATA1TXN		36
			PCIECLKR	GPIO45	GPIO63	GPIO30 /		GPIO46					SATA0GP/	****		****		O/TI/IEIOUT		0,11,111,111		
37	Vss		Q4# / GPIO26		Vss	PROC_MIS SING		GPIO27	Vss			Vss	GPIO21		A20GATE	Vss			Vss	SATA3TXN		37
38		DcpRTC	PCIECLKR Q5# / GPIO44		Vss	SYS_PWR OK	SATA3GP / GPIO37	PCIECLKR Q2# / GPIO20		SLOAD / GPIO38	SYS_RESE T#		SPKR	SATA1GP/ GPIO19	SDATAOU T1 / GPIO48		SATA4TXP	SATA4TXN		SATA3TXP	Vss	38
39	VccRTC_N CTF		VccSus3_3	PEG_A_CL KRQ# / GPIO47	TP20		INIT3_3V#		SATALED#	PCIECLKR Q1#/ GPIO18	SDATAOUT 0 / GPIO39	SATA2GP / GPIO36		SATA4GP/ GPIO16/ CLK_CFG_ SEL1		Vss	Vss	Vss	SATA3RXP		Vss	39
40	VccSus3_3 _NCTF	VccSus3_3 _NCTF	VccSus3_3	GPIO28		STP_PCI#/ GPIO34		GPIO31		RCIN#	SERIRQ		GPIO32		SATA5GP/ GPIO49/ TEMP_ALE		SATA4RXP	Vss		Vss		40
41	TP22_NCT	Vss_NCTF	Vss_NCTF		Vss		GPIO35		SCLOCK/			GPIO0		Vss	RT#	SATA4RXN			SATA3RXN		Vss	41
	F BA	AY	AW	AV	AU	AT	AR	AP	GPIO22 AN	AM	AL	AK	AJ	AH	AG	AF	AE	AD	AC	AB	AA	1



Figure 6-2. PCH Ballout (top view—right side) (Desktop)

		•					•			•											
Simple   S	T	Y	w	V	U	т	R	P	N	М	L	К	J	н	G	F	E	D	С	В	Α
The content of the	1					VccADPLLB		Vss					DDPB_HPD		Vss		Vss_NCTF		Vss_NCTF		
	2				Vss		VccADPLLA					Vss		DDPD_HPD		DDPC_1P		DDPC_3N	VccVRM	Vss_NCTF	
Note	3	-	Vss	Vss	Vss	Vss					Vss	Vss	DDPC_HPD		DDPC_1N		DDPC_0P	DDPC_3P	VccVRM		TP22_NCTF
	4	XTAL25_IN					Vss	Vss						DDPB_3N	DDPB_3P	DDPC_0N	Vss		DDPC_2N	DDPC_2P	
Control   Cont	5	Vss	Vss			Vss	Vss			Vss			Vss	Vss		Vss	Vss		DDPD_0P		Vss_NCTF
Carlot   C	6			Vss									Vss	DDPB_2P		DDPB_2N	Vss	DDPD_1P		DDPD_0N	
CLOUDY   C	7												Vss	Vss				DDPD_1N	PERn8		Vss
	8					Vss		Vss		Vss	Vss		DDPB_0N		DDPD_2N	DDPD_2P	Vss	PERn6		PERp8	
	9	CLKOUT_P						TP13						Vss	DDPD_3N	DDPD_3P	Vss		PERp6		Vcc3_3
	10			Reserved		CLKOUT_P		TP12		CLKOUT_P	DDPC_AUX	DDPB_0P						PETp7	Vss	Vss	
	11	Reserved		Reserved		<del>                                     </del>		Vss				DDPB_1P	DDPB_1N	PETp6	PETn6	Vss		PETn7	Vss	PERp7	
1.   1.   1.   1.   1.   1.   1.   1.	12					<del> </del>								<b>-</b>							
	13																				
	14								Vss	Vss	PETp4	PETn4	Vss	PETn3	PETp3	Vss			PERp3		Vss
	15	VccME		VccIO	VccIO	VccIO		VccIO									Vss			PERn3	
	16	VccME		Vss	Vss	Vss		VccIO	VccIO	VccIO	Vss	Vss	Vss	PETn2	PETp2	Vss	Vss		PERp1		PERp2
	17																				
Vestall   Vest	÷					Vee					TD1			1	DWI3DAN	Vee					
Voct.AA	ł																				
	f	VCCME		VSS	VCCIO	VCCIO		VCCIO									VSS		DMITRXP		DMIORXN
VecCore   VesCore   VecCore   VecC	20	VccLAN		TP11	VccCore	VccCore		Vss	VccIO	VccIO	Vss	Vss	TP3			Vss	DMI2RXN			DMI1RXN	
VecCore   VecC	21																				
	22	VccLAN		Vss	VccCore	VccCore		Vss	VccIO	VccIO	Vss	Vss	DMI0TXN	DMI0TXP	DMI1TXN	DMI1TXP	Vss	Vss		Vss	
	23	VccCore		VccCore	VccCore	VccCore		Vss									Vss		Vss		VccDMI
	24	VccCore		VccCore	Vss	VccCore		VccIO	VccIO	VccIO	DMI3TXN	DMI3TXP	Vss	DMI2TXN	DMI2TXP	Vss		VccIO	VccIO	VccIO	
Vos.	25	-																VccIO	VccIO	VccIO	
28	26	VccIO		VccCore	VccCore	VccCore		VccCore	VccIO	VccIO	VccIO	VccIO	VccIO	VccIO	VccIO	VcclO	VccCore		VccCore		VccCore
28	27	Vss		Vss	Vss	VccCore		VccCore									VccCore	VccCore		VccCore	
Vecico   Vecico   Vecico   Vecico   Vecico   Vecicore   Vecicore	28								VccCore	VccCore	VccCore	VccCore	VccCore	VccCore	VccCore	VccCore		VccCore	VccCore		VccCore
Vis   Vis	29	VccIO		VccIO		VccIO		VccCore						<b>†</b>			VccCore			VccCore	
CLKN_BCL     SPL_CLK     Reserved     Vss     Reserved     Vss   FDL_RXN4   FDL_RXN4   Vss   FDL_RXN3     FDL_RXN2   Vss   FDL_RXP5	30					<del>                                     </del>							-	1							
CLKIN_BCL     SPL_CSO#   SPL_CSO#   SPL_CSO#   Reserved     Reserved     Reserved	31					Reserved		Vss		Reserved	Vss			Vss	FDI_RXP3	FDI_RXN3		FDI_RXN2	Vss	FDI_RXP5	
33   Vis     Vis     Reserved     Reserved     Vis   Reserved       Reserved       Reserved   Reserved   Vis     FDI_RXN7       FDI_RXN7     FDI_RXN7     FDI_RXN7     FDI_RXN7     FDI_RXN7     FDI_RXN7     FDI_RXN7     FD	32	CLKIN_BCL		SPI_CS0#		SPI_CS1#		Reserved		Reserved	Vss	Vss						FDI_RXP2	Vss	FDI_RXP6	
CLKIN_SAT	33					Reserved				Vss	Reserved			Reserved	Reserved	Reserved	Vss				FDI RXNA
CKSSCD N	t	CLKIN_SAT																			
A P / CKSSCD_P	ļ	CKSSCD_N		110		or LIWO3		¥35		17eael Aed	v 55		INV_ALE		vss	v 55				. DI_RAF/	
Vocid	35	A_P /		Vss		Vss		Reserved		Reserved	NV_CLE		Reserved	Reserved							Vss
37 SATAIRXP Vss VccIO VccIO Vss Vss Vss Vss Vss	36	VccIO		VccIO		VccIO		Reserved		Reserved	Reserved		Reserved	Reserved		Reserved	FDI_FSYNC	PECI		FDI_INT	
38 SATAIRXN SATAOTXP SATAOTXN VccIO VccIO VccME3_3 CLKO_T_P CLK	37	SATA1RXP	Vss			VccIO	VccIO		Vss	Vss			Vss	P_N / CLKOUT_B		Reserved	Vss	Vss	PMSYNCH		VccFDIPLL
99 VSS VSS VSS PI VCCIU VCCPNANU VCCVRM VSS VSS VSS RESERVED VSS VSS V.C.PU_IO NCTF  40 VSS SATAORXP VCC3_3 VCCIO VCCMS_3 VCCVRM VSS CLKOUT_D Reserved Reserved VSs_NCTF VSS_NCTF  41 SATAORXP VCC3_STAPL VCCMSATAPL VCCMNANU VCCMNA	38	SATA1RXN		SATA0TXP	SATA0TXN		VccIO	VccIO	VccME3_3		CLK0_N / CLKOUT_P	CLK0_P / CLKOUT_P		P_P / CLKOUT_B	Vss	Reserved					
VSS SATAURAP VCC3_3 VCCIU VCCWE3_3 VCCVRM VSS MI_N Reserved Reserved VSS_NCIF VSS_NCIF 41 SATAURAP VCC3_S VCCVRM VSS MI_N Reserved Reserved VSS_NCIF VSS_NCIF 44 SATAURAP VCC3_S VCCVRM VSS MI_N Reserved Reserved VSS_NCIF VSS_NCIF 45 SATAURAP VCC3_S VCCVRM VSS MI_N Reserved Reserved VSS_NCIF VSS_NCIF 46 SATAURAP VCC3_S VCCVRM VSS MI_N Reserved Reserved Reserved VSS_NCIF VSS_NCIF 47 SATAURAP VCC3_S VCCVRM VSS MI_N Reserved Reserved VSS_NCIF VSS_NCIF VSS_NCIF 48 SATAURAP VCC3_S VCCVRM VSS MI_N Reserved Reserved VSS_NCIF	39		Vss	Vss	Vss			VccIO		VccPNAND	VccVRM	Vss	Vss		Vss		Reserved	Vss	Vss	V_CPU_IO	V_CPU_IO NCTF
	40	Vss		SATA0RXP	Vcc3_3		VccIO		VccME3_3		VccVRM	Vss				Reserved		Reserved		Vss_NCTF	Vss_NCTF
	41		SATA0RXN							VccPNAND					Vss		Reserved		Vss_NCTF	Vss_NCTF	TP22_NCTI



Table 6-60. PCH Ballout by Signal name (Desktop Only)

A20GATE       AG37         AD0       AT9         AD1       AP11         AD2       AU6         AD3       AY10         AD4       AP9         AD5       AV8         AD6       AR9         AD7       AV7         AD8       AW9         AD9       AR3         AD10       AW7         AD11       AR8         AD12       AU3         AD13       AP2         AD14       AU1         AD15       AN3         AD16       AM2         AD17       AM11         AD18       AM4         AD19       AY8         AD20       AL10         AD21       AT5         AD22       AL2         AD23       AT2         AD24       AL4         AD25       AV10         AD26       AL9
AD1 AP11 AD2 AU6 AD3 AY10 AD4 AP9 AD5 AV8 AD6 AR9 AD7 AV7 AD8 AW9 AD9 AR3 AD10 AW7 AD11 AR8 AD12 AU3 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD2 AU6 AD3 AY10 AD4 AP9 AD5 AV8 AD6 AR9 AD7 AV7 AD8 AW9 AD9 AR3 AD10 AW7 AD11 AR8 AD12 AU3 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD3 AY10 AD4 AP9 AD5 AV8 AD6 AR9 AD7 AV7 AD8 AW9 AD9 AR3 AD10 AW7 AD11 AR8 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD4 AP9 AD5 AV8 AD6 AR9 AD7 AV7 AD8 AW9 AD9 AR3 AD10 AW7 AD11 AR8 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD5 AV8 AD6 AR9 AD7 AV7 AD8 AW9 AD9 AR3 AD10 AW7 AD11 AR8 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD6 AR9 AD7 AV7 AD8 AW9 AD9 AR3 AD10 AW7 AD11 AR8 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD7 AV7  AD8 AW9  AD9 AR3  AD10 AW7  AD11 AR8  AD12 AU3  AD13 AP2  AD14 AU1  AD15 AN3  AD16 AM2  AD17 AM11  AD18 AM4  AD19 AY8  AD20 AL10  AD21 AT5  AD22 AL2  AD23 AT2  AD24 AL4  AD25 AV10  AD26 AL9
AD8 AW9 AD9 AR3 AD10 AW7 AD11 AR8 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD9 AR3 AD10 AW7 AD11 AR8 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD10 AW7 AD11 AR8 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD11 AR8 AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD12 AU3 AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD13 AP2 AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD14 AU1 AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD15 AN3 AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD16 AM2 AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD17 AM11 AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD18 AM4 AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD19 AY8 AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD20 AL10 AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD21 AT5 AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD22 AL2 AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD23 AT2 AD24 AL4 AD25 AV10 AD26 AL9
AD24 AL4 AD25 AV10 AD26 AL9
AD25 AV10 AD26 AL9
AD26 AL9
AD27 AN7
AD28 AK7
AD29 AN6
AD30 AH12
AD31 AN11
C/BE0# AV3
C/BE1# AY6
C/BE2# AP5
C/BE3# AW10
CLKIN_BCLK_N Y32
CLKIN_BCLK_P Y31
CLKIN_DMI_N H20
CLKIN_DMI_P G20
CLKIN_DOT_96N AM22
CLKIN_DOT_96P AL22

e (Desktop Offig)	
PCH Desktop Ball Name	Ball #
CLKIN_PCILOOPBA CK	AL11
CLKIN_SATA_N / CKSSCD_N	Y34
CLKIN_SATA_P / CKSSCD_P	Y35
CLKOUT_BCLK0_N / CLKOUT_PCIE8N	L38
CLKOUT_BCLK0_P / CLKOUT_PCIE8P	K38
CLKOUT_DMI_N	H40
CLKOUT_DMI_P	J41
CLKOUT_DP_N / CLKOUT_BCLK1_N	H37
CLKOUT_DP_P / CLKOUT_BCLK1_P	H38
CLKOUT_PCI0	AF6
CLKOUT_PCI1	AD7
CLKOUT_PCI2	AF9
CLKOUT_PCI3	AD9
CLKOUT_PCI4	AD12
CLKOUT_PCIE0N	V2
CLKOUT_PCIE0P	W1
CLKOUT_PCIE1N	T10
CLKOUT_PCIE1P	T9
CLKOUT_PCIE2N	M6
CLKOUT_PCIE2P	M7
CLKOUT_PCIE3N	М9
CLKOUT_PCIE3P	M10
CLKOUT_PCIE4N	P7
CLKOUT_PCIE4P	P6
CLKOUT_PCIE5N	Y8
CLKOUT_PCIE5P	Y9
CLKOUT_PCIE6N	U4
CLKOUT_PCIE6P	V4
CLKOUT_PCIE7N	T7
CLKOUT_PCIE7P	T6
CLKOUT_PEG_A_N	Y6
CLKOUT_PEG_A_P	Y7
CLKOUT_PEG_B_N	V7
CLKOUT_PEG_B_P	V8
CLKOUTFLEX0 / GPIO64	AD10
CLKOUTFLEX1 / GPIO65	AK1

PCH Desktop Ball Name	Ball #
CLKOUTFLEX2 / GPIO66	AB6
CLKOUTFLEX3 / GPIO67	AL3
CRT_BLUE	AB2
CRT_DDC_CLK	AG2
CRT_DDC_DATA	AG4
CRT_GREEN	AC3
CRT_HSYNC	AD4
CRT_IRTN	AB4
CRT_RED	AC1
CRT_VSYNC	AD3
DAC_IREF	AE2
DcpRTC	AY38
DcpSST	AH33
DcpSus	AF30
DcpSusByp	AF27
DDPB_0N	J8
DDPB_0P	K10
DDPB_1N	J11
DDPB_1P	K11
DDPB_2N	F6
DDPB_2P	H6
DDPB_3N	H4
DDPB_3P	G4
DDPB_AUXN L2	
DDPB_AUXP	M1
DDPB_HPD	J1
DDPC_0N	F4
DDPC_0P	E3
DDPC_1N	G3
DDPC_1P	F2
DDPC_2N	C4
DDPC_2P	B4
DDPC_3N	D2
DDPC_3P	D3
DDPC_AUXN L10	
DDPC_AUXP	L9
DDPC_CTRLCLK	AB10
DDPC_CTRLDATA	AB11
DDPC_HPD	J3
DDPD_0N	В6
DDPD_0P	C5
DDPD_1N	D7



	1
PCH Desktop Ball Name	Ball #
DDPD_1P	D6
DDPD_2N	G8
DDPD_2P	F8
DDPD_3N	G9
DDPD_3P	F9
DDPD_AUXN	L4
DDPD_AUXP	K4
DDPD_CTRLCLK	AB7
DDPD_CTRLDATA	AB9
DDPD_HPD	H2
DEVSEL#	AT6
DMI_IRCOMP	D21
DMI_ZCOMP	C21
DMIORXN	A19
DMIORXP	B18
DMI0TXN	J22
DMI0TXP	H22
DMI1RXN	B20
DMI1RXP	C19
DMI1TXN	G22
DMI1TXP	F22
DMI2RXN	E20
DMI2RXP	D20
DMI2TXN	H24
DMI2TXP	G24
DMI3RXN	G18
DMI3RXP	H18
DMI3TXN	L24
DMI3TXP	K24
DRAMPWROK	AW32
FDI_FSYNC0	E34
FDI_FSYNC1	E36
FDI_INT	B36
FDI_LSYNC0	C35
FDI_LSYNC1	D35
FDI_RXN0	K30
FDI_RXN1	H30
FDI_RXN2	D31
FDI_RXN3	F31
FDI_RXN4	K31
FDI_RXN5	C30
FDI_RXN6	A33
FDI_RXN7	C33
FDI_RXP0	J30

PCH Desktop Ball Name	Ball #
FDI_RXP1	G30
FDI_RXP2	D32
FDI_RXP3	G31
FDI_RXP4	J31
FDI_RXP5	B31
FDI_RXP6	B32
FDI_RXP7	B34
FRAME#	AL7
FWH0 / LAD0	AT12
FWH1 / LAD1	AK16
FWH2 / LAD2	AL16
FWH3 / LAD3	AM16
FWH4 / LFRAME#	AR14
GNT0#	AK11
GNT1# / GPIO51	AK6
GNT2# / GPIO53	BA9
GNT3# / GPIO55	AM3
GPIO0	AK41
GPIO8	AK30
GPIO13 AR16	
GPIO15	AY36
GPIO24	AR34
GPIO27	AP37
GPIO28 A	V40
GPIO31	AP40
GPIO32	AJ40
GPIO33	AT16
GPIO35	AR41
GPIO57	AL32
GPIO72	AY34
HDA_BCLK	AW14
HDA_RST#	AV14
HDA_SDIN0	AV13
HDA_SDIN1	AP18
HDA_SDIN2	AU13
HDA_SDIN3	AN16
HDA SDO	AP16
HDA_SYNC	AU15
INIT3_3V#	AR39
INTRUDER#	AN24
INTVRMEN	AW31
IRDY#	AP7
JTAG_TCK	AK33
JTAG TDI	AL36
:	

PCH Desktop Ball Name	Ball #
JTAG_TDO	AN34
JTAG_TMS	AL34
LAN_PHY_PWR_CT RL / GPIO12	AU34
LAN_RST#	AY31
LDRQ0#	AL12
LDRQ1# / GPIO23	AP14
MEPWROK	AL33
NV_ALE	J34
NV_CLE	L35
OC0# / GPIO59	AT31
OC1# / GPIO40	AT30
OC2# / GPIO41	AK28
OC3# / GPIO42	AP30
OC4# / GPIO43	AP31
OC5# / GPIO9	AL28
OC6# / GPIO10	AL30
OC7# / GPIO14	AM30
PAR	AP6
PCIECLKRQ0# / GPIO73	AN35
PCIECLKRQ1# / GPIO18	AM39
PCIECLKRQ2# / GPIO20	AP38
PCIECLKRQ3# / GPIO25	AP33
PCIECLKRQ4# / GPIO26	AW37
PCIECLKRQ5# / GPIO44	AW38
PCIECLKRQ6# / GPIO45	AV36
PCIECLKRQ7# / GPIO46	AP36
PCIRST#	AH10
PECI	D36
PEG_A_CLKRQ# / GPIO47	AV39
PEG_B_CLKRQ# / GPIO56	AW35
PERn1	D15
PERn2	B17
PERn3	B15
PERn4	D14
PERn5	C12



PCH Desktop Ball Name	Ball #
PERn6	D8
PERn7	A12
PERn8	C7
PERp1	C16
PERp2	A16
PERp3	C14
PERp4	D13
PERp5	B13
PERp6	C9
PERp7	B11
PERp8	B8
•	
PERR# PETn1	AT4 D18
PETIT2	H16
PETn2 PETn3	H14
PETI13	K14
	H12
PETn5	
PETn6	G11
PET- 0	D11 K12
PETra1	
PETp1	D17
PET 2	G16
PETp3	G14
PETp4	L14
PETp5	G12
PETp6	H11
PET p7	D10
PETp8	J12
PIRQA#	AT8
PIRQB#	AR4
PIRQC#	AT11
PIRQD#	BA5
PIRQE# / GPIO2	AU8
PIRQF# / GPIO3	AH7
PIRQG# / GPIO4	AP12
PIRQH# / GPIO5	AW4
PLOCK#	AK12
PLTRST#	AV34
PME#	AH11
PMSYNCH	C37
PROC_MISSING/ GPIO30	AT37
PROCPWRGD	B38
PWM0	BA12
	<u> </u>

PCH Desktop Ball Name	Ball #
PWM1	AR12
PWM2	AW12
PWM3	AY13
PWRBTN#	AK36
PWROK	AM24
RCIN#	AM40
REFCLK14IN	AF7
REQ0#	AP4
REQ1# / GPIO50	AW5
REQ2# / GPIO52	AY4
REQ3# / GPIO54	AH8
Reserved	AF15
Reserved	V11
Reserved	Y12
Reserved	V10
Reserved	Y11
Reserved	H36
Reserved	H35
Reserved	P32
Reserved	E41
Reserved	T33
Reserved	P35
Reserved	H33
Reserved	F37
Reserved	E39
Reserved	G33
Reserved	D40
Reserved	F33
Reserved	T31
Reserved	P33
Reserved	M35
Reserved	L33
Reserved	M36
Reserved	M34
Reserved	M30
Reserved	F36
Reserved	P36
Reserved	F40
Reserved	M32
Reserved	L36
Reserved	M31
Reserved	F38
Reserved	J36
Reserved	J35

PCH Desktop Ball Name	Ball #
RI#	AT33
RSMRST#	AL24
RTCRST#	AK24
RTCX1	AW30
RTCX2	BA30
SATA0GP / GPIO21	AJ37
SATA0RXN	W41
SATA0RXP	V40
SATA0TXN	U38
SATA0TXP	V38
SATA1GP / GPIO19	AH38
SATA1RXN	Y38
SATA1RXP	Y37
SATA1TXN	AB36
SATA1TXP	AB35
SATA2GP / GPIO36	AK39
SATA2RXN	AD36
SATA2RXP	AD35
SATA2TXN	AB31
SATA2TXP	AB32
SATA3GP / GPIO37	AR38
SATA3RXN	AC41
SATA3RXP	AC39
SATA3TXN	AB37
SATA3TXP	AB38
SATA4GP / GPIO16 / CLK_CFG_SEL1	AH39
SATA4RXN	AF41
SATA4RXP	AE40
SATA4TXN	AD38
SATA4TXP	AE38
SATA5GP / GPIO49 / TEMP_ALERT#	AG40
SATA5RXN	AF35
SATA5RXP	AF34
SATA5TXN	AD33
SATA5TXP	AD32
SATAICOMPI	T39
SATAICOMPO	T41
SATALED#	AN39
SCLOCK / GPIO22	AN41
SDATAOUTO / GPIO39	AL39
SDATAOUT1 / GPIO48	AG38



PCH Desktop Ball Name	Ball #
SDVO_CTRLCLK	AB13
SDVO_CTRLDATA	AB12
SDVO_INTN	N4
SDVO_INTP	М3
SDVO_STALLN	P3
SDVO_STALLP	N2
SDVO_TVCLKINN	L7
SDVO TVCLKINP	L6
SERIRO	AL40
SERR#	AV6
SLOAD / GPIO38	AM38
SLP LAN# /	711130
GPIO29	BA35
SLP_M#	AT36
SLP_S3#	AV35
SLP_S4#	AP35
SLP_S5# / GPIO63	AU36
SMBALERT# / GPIO11	AL31
SMBCLK	AV32
SMBDATA	AM31
SMLOALERT# / GPIO60 / CLK_CFG_SEL3	BA33
SML0CLK	AW33
SMLODATA	AT34
SML1ALERT# / GPIO74 / CLK_CFG_SEL2	AY32
SML1CLK / GPIO58	AV31
SML1DATA / GPIO75	AR31
SPI_CLK	V31
SPI_CS0#	V32
SPI_CS1#	T32
SPI MISO	V30
SPI_MOSI	T34
SPKR	AJ38
SRTCRST#	AP28
SST	AN31
STOP#	AN8
STP PCI# /	
GPIO34	AT40
SUS_STAT# / GPIO61	AK31
SUSCLK / GPIO62	AH31

PCH Desktop Ball Name	Ball #
SYS_PWROK	AT38
SYS_RESET#	AL38
TACH0 / GPIO17	AW11
TACH1 / GPIO1	AL14
TACH2 / GPIO6	AV11
TACH3 / GPIO7	AY11
THRMTRIP#	C38
TP1	L18
TP2	K18
TP3	J20
TP4	P12
TP5	P13
TP6	T13
TP7	T12
TP8	V34
TP9	AT24
TP10	AR24
TP11	V20
TP12	P10
TP13	P9
TP18	AK35
TP19	AN36
TP20	AU39
TP21	AH30
TP22_NCTF	AY1
TP22_NCTF	А3
TP22_NCTF	BA41
TP22_NCTF	A41
TP23	AH35
TRDY#	AL6
TRST#	AL35
USBP0N	AW25
USBP0P	AY25
USBP1N	BA23
USBP1P	AY24
USBP2N	AW23
USBP2P	AY22
USBP3N	AR22
USBP3P	AP22
USBP4N	AV21
USBP4P	AV22
USBP5N	AY20
USBP5P	AW21
USBP6N	AK20

PCH Desktop Ball Name	Ball #
USBP6P	AL20
USBP7N	AV20
USBP7P	AW19
USBP8N	BA19
USBP8P	AY18
USBP9N	AM20
USBP9P	AN20
USBP10N	AV17
USBP10P	AV18
USBP11N	AR20
USBP11P	AT20
USBP12N	AK18
USBP12P	AL18
USBP13N	AY17
USBP13P	BA16
USBRBIAS	AV15
USBRBIAS#	AY15
V CPU IO	B39
V CPU IO NCTF	A39
V5REF	AN1
V5REF Sus	AW16
Vcc3 3	AV2
Vcc3 3	AY3
Vcc3 3	AK14
Vcc3 3	AJ14
Vcc3_3	AJ16
Vcc3_3	AE27
Vcc3_3	AD27
Vcc3_3	U40
Vcc3_3	A9
Vcc3 3	AH16
Vcc3 3	AH18
Vcc3_3_NCTF	AW1
Vcc3_3_NCTF	BA3
VccAClk	AA1
VccADAC	AF1
VccADPLLA	R2
VccADPLLB	T1
VccAPLLEXP	A21
VccCore	AE18
VccCore	AD18
VccCore	AF19
VccCore	AE19
VccCore	AF20



PCH Desktop Ball	Ball #
Name VccCore	AE20
VccCore	AD20
VccCore	U20
VccCore	T20
VccCore	AF22
VccCore	AE22
VccCore	U22
VccCore	T22
VccCore	AF23
VccCore	AE23
VccCore	AD23
VccCore	AA23
VccCore	Y23
VccCore	V23
VccCore	U23
VccCore	T23
VccCore	AF24
VccCore	AE24
VccCore	AB24
VccCore	AA24
VccCore	Y24
VccCore	V24
VccCore	T24
VccCore	AE26
VccCore	AD26
VccCore	AB26
VccCore	V26
VccCore	U26
VccCore	T26
VccCore	P26
VccCore	E26
VccCore	C26
VccCore	A26
VccCore	T27
VccCore	P27
	E27
VccCore	D27
VccCore	
VccCore	B27
VccCore	N28
VccCore	M28
VccCore	L28
VccCore	K28
VccCore	J28
VccCore	H28

PCH Desktop Ball Name	Ball #
VccCore	G28
VccCore	F28
VccCore	D28
VccCore	C28
VccCore	A28
VccCore	P29
VccCore	E29
VccCore	D29
VccCore	B29
VccDMI	A23
VccFDIPLL	A37
VccIO	AH20
VccIO	AJ22
VccIO	AH22
VccIO	AH23
VccIO	U15
VccIO	T15
VccIO	AA27
VccIO	Y29
VccIO	V29
VccIO	T29
VccIO	T30
VccIO	Y36
VccIO	V36
VccIO	T36
VccIO	T37
VccIO	R37
VccIO	R38
VccIO	P38
VccIO	P39
VccIO	R40
VccIO	P24
VccIO	U19
VccIO	AA26
VccIO	V15
VccIO	Y26
VccIO	AT28
VccIO	N22
VccIO	N24
VccIO	N26
VccIO	P15
VccIO	P16
VccIO	N16
VccIO	M16

PCH Desktop Ball Name  VccIO	
VccIO           VccME           VccME           VccME           VccME           VccME           VccME </th <th>Ball #</th>	Ball #
VccIO           VccME           VccME           VccME           VccME           VccME           VccME           VccME           VccME           VccME </td <td>N18</td>	N18
VccIO           VccME	M18
VccIO           VccME           VccME           VccME           VccME           VccME           VccME           VccME           VccME           VccME	N20
VccIO	M20
VccIO	M22
VccIO           VccME	M24
VccIO           VccME	D24
VccIO VccAN VccME	C24
VccIO VccME	B24
VccIO VccME	D25
VccIO VccME	C25
VccIO VccLAN VccLAN VccLAN VccME	B25
VccIO VccLAN VccLAN VccME	M26
VccIO           VccIO           VccIO           VccIO           VccIO           VccIO           VccIO           VccLAN           VccME	L26
VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccLAN VccLAN VccLAN VccME	K26
VccIO           VccIO           VccIO           VccIO           VccIO           VccLAN           VccME	J26
VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccLAN VccLAN VccME	H26
VccIO VccIO VccIO VccIO VccLAN VccLAN VccME	G26
VccIO VccIO VccLAN VccLAN VccME	F26
VCCIO VCCLAN VCCLAN VCCME	P18
VCCLAN VCCLAN VCCME	T19
VCCLAN VCCME	P19
VCCME	Y20
VCCME	Y22
VCCME	AH1
VCCME	AJ2
VCCME	AH3
VCCME	AJ4
VccME	AH4
VCCME	AJ5
VccME VccME VccME VccME VccME VccME VccME VccME VccME	AG5
VccME VccME VccME VccME VccME VccME VccME	AH6
VccME VccME VccME VccME VccME VccME	AF8
VccME VccME VccME VccME	AF10
VccME VccME VccME	AH13
VccME VccME	AF13
VccME	AD13
	AE15
VccME	AD15
	AB16
VccME	AD16
VccME	AF16
VccME	AE16
VccME	AB15



	ı
PCH Desktop Ball Name	Ball #
VccME	AA15
VccME	Y15
VccME	AA16
VccME	Y16
VccME	AA18
VccME	Y18
VccME	Y19
VccME3_3	N38
VccME3_3	N40
VccPNAND	P30
VccPNAND	M39
VccPNAND	M41
VccRTC	AY29
VccRTC_NCTF	BA39
VccSATAPLL	P41
VccSus3_3	AV25
VccSus3_3	BA26
VccSus3_3	AW26
VccSus3_3	AU26
VccSus3 3	AT26
VccSus3_3	AR26
VccSus3_3	AP26
VccSus3_3	AN26
VccSus3_3	AM26
VccSus3_3	AL26
VccSus3 3	AK26
VccSus3_3	AY27
VccSus3_3	AV27
VccSus3_3	AU27
VccSus3 3	AW39
VccSus3_3	AW40
VccSus3_3	AV29
VccSus3_3_NCTF	BA40
VccSus3 3 NCTF	AY40
VccSusHDA	AJ18
VccVRM	C2
VccVRM	L39
VccVRM	L40
VccVRM	C3
Vss	AV28
Vss	U39
Vss	B10
Vss	AF3
Vss	AH29
100	, 11 IZ J

PCH Desktop Ball Name	Ball #
Vss	AR1
Vss	P1
Vss	G1
Vss	AD2
Vss	U2
Vss	K2
Vss	AW3
Vss	AK3
Vss	AE3
Vss	W3
Vss	V3
Vss	U3
Vss	Т3
Vss	L3
Vss	K3
Vss	AE4
Vss	AA4
Vss	R4
Vss	P4
Vss	E4
Vss	AV5
Vss	AU5
Vss	AN5
Vss	AK5
Vss	AF5
Vss	AC5
Vss	AB5
Vss	Y5
Vss	W5
Vss	T5
Vss	R5
Vss	N5
Vss	M5
Vss	J5
Vss	H5
Vss	F5
Vss	E5
Vss	AD6
Vss	V6
Vss	J6
	E6
Vss	
Vss	BA7
Vss	J7 ⊔7
Vss	H7

PCH Desktop Ball Name	Ball #
Vss	A7
Vss	AL8
Vss	AK8
Vss	AD8
Vss	AB8
Vss	T8
Vss	P8
Vss	M8
Vss	L8
Vss	E8
Vss	AU9
Vss	AK9
Vss	AH9
Vss	V9
Vss	H9
Vss	E9
Vss	AM10
Vss	AK10
Vss	Y10
Vss	C10
Vss	AR11
Vss	AF11
Vss	AD11
Vss	T11
Vss	P11
Vss	M11
Vss	L11
Vss	F11
Vss	C11
Vss	AU12
Vss	AN12
Vss	AM12
Vss	AF12
Vss	V12
Vss	M12
Vss	L12
Vss	F12
Vss	E12
Vss	Y13
Vss	V13
Vss	E13
Vss	BA14
Vss	AT14
Vss	AN14



PCH Desktop Ball Name	Ball #
Vss	AM14
Vss	N14
Vss	M14
Vss	J14
Vss	F14
Vss	A14
Vss	AH15
Vss	E15
Vss	AU16 V16
Vss	
Vss	U16
Vss	T16
Vss	L16
Vss	K16
Vss	J16
Vss	F16
Vss	E16
Vss	AW17
Vss	C17
Vss	AW18
Vss	AT18
Vss	AR18
Vss	AN18
Vss	AM18
Vss	AF18
Vss	AB18
Vss	V18
Vss	U18
Vss	T18
Vss	J18
Vss	F18
Vss	C18
Vss	AU19
Vss	AH19
Vss	AD19
Vss	AB19
Vss	AA19
Vss	V19
Vss	E19
Vss	AU20
Vss	AP20
Vss	AJ20
Vss	AB20
Vss	AA20
V 35	AAZU

PCH Desktop Ball Name	Ball #
Vss	P20
Vss	L20
Vss	K20
Vss	F20
Vss	BA21
Vss	AU22
Vss	AT22
Vss	AN22
Vss	AK22
Vss	AD22
Vss	AB22
Vss	AA22
Vss	V22
Vss	L22
Vss	K22
Vss	E22
Vss	D22
Vss	AU23
Vss	AB23
Vss	E23
Vss	AW24
Vss	AV24
Vss	AP24
Vss	AJ24
Vss	AH24
Vss	AD24
Vss	U24
Vss	J24
Vss	F24
Vss	AJ26
Vss	AH26
Vss	AF26
Vss	AH27
Vss	AB27
Vss	Y27
Vss	V27
Vss	U27
Vss	BA28
Vss	AW28
Vss	AR28
Vss	AN28
Vss	AM28
Vss	AJ28
Vss	AU29

PCH Desktop Ball Name	Ball #
Vss	AF29
Vss	AD29
Vss	AB29
Vss	AU30
Vss	AR30
Vss	AN30
Vss	AD30
Vss	AB30
Vss	Y30
Vss	L30
Vss	F30
Vss	E30
Vss	A30
Vss	AF31
Vss	AD31
Vss	P31
Vss	L31
Vss	H31
Vss	C31
Vss	AM32
Vss	AK32
Vss	AH32
Vss	AF32
Vss	L32
Vss	K32
Vss	C32
Vss	AU33
Vss	AF33
Vss	AB33
Vss	Y33
Vss	V33
Vss	M33
Vss	E33
Vss	AK34
Vss	AH34
Vss	AD34
Vss	AB34
Vss	P34
Vss	L34
Vss	G34
Vss	F34
Vss	D34
Vss	V35
Vss	T35



PCH Desktop Ball Name	Ball #
Vss	A35
Vss	AH36
Vss	AF36
Vss	BA37
Vss	AU37
Vss	AN37
Vss	AK37
Vss	AF37
Vss	AC37
Vss	W37
Vss	N37
Vss	M37
Vss	J37
Vss	E37
Vss	D37
Vss	AU38
Vss	AA38
Vss	G38
Vss	AF39
Vss	AE39
Vss	AD39
Vss	AA39
Vss	W39
Vss	V39
Vss	K39
Vss	J39
Vss	G39
Vss	D39
Vss	C39
Vss	AD40
Vss	AB40
Vss	Y40
Vss	K40
Vss	AU41
Vss	AH41
Vss	AA41
Vss	G41
Vss	P23
Vss	B22
Vss	P22
Vss	C23
Vss_NCTF	BA1
Vss_NCTF	E1
Vss_NCTF	C1

Ball #
BA2
AY2
B2
A5
B40
A40
AY41
AW41
C41
B41
AR33
AA3
Y4
Y2



## 6.2 PCH Ballout Mobile Ballout

This section contains the PCH ballout. Figure 6-3 and Figure 6-4 show the ballout from a top of the package quadrant view. Table 6-61 is the BGA ball list, sorted alphabetically by signal name.



Figure 6-3. PCH ballout (top View—Leff side) (Mobile Only)

NC F	52 Vss_NC TF	51	50 Vss_NC TF	49 Vss_NC TF	48 SDVO_ STALLN	47	46 SDVO_T VCLKIN N	45	DDPB_ AUXP	43	42 DDPB_1 N	41	40 DDPD_0 N	39	38 DDPD_1 N	37	36 PETp8	35	34 PERp8	33	32 PETp5	31	30 PERp1	29	28 VccIO	27
_NC	Vss_NC TF					Vss	N	SDVO_IN TP		Vss		DDPC_1		Vss		DDPD_ 2P		Vss		PERp5		Vss		PETp1		Vccl
			Vss		SDVO_		SDVO_T VCLKIN		DDPB_		DDPB_1		DDPD_0		DDPD_1	21	PETn8		PERn8		PETn5		PERn1		VccIO	
_NC		Vss		Vss	STALLP		Р	SDVO_IN	AUXN		Р	DDPC_1	P		Р	DDPD_				PERn5				PETn1		⊨
F _NC		100	Vss	****	Vss		Vss	TN	DDPC_		Vss	N	DDPC_0		Vss	2N	DDPD_3		Vss	Linio	PETp4		Vss		VccIO	H
F ADP LB		VccADP LLB		Vss	Vss		DDPD_ AUXP		AUXN DDPC_ AUXP		DDPB_0 N		DDPC_0 P		DDPC_2 N		DDPD_3 P		PETp6		PETn4		PETp2		VccIO	
	Vss	LLD					DDPD_ AUXN		Vss		DDPB_0 P		Vss		DDPC_2 P		Vss		PETn6		Vss		PETn2		VccIO	
ADP LA		VccADP LLA		Vss	LVDSA_ DATA0	LVDSA_ DATA#0	710711		Vss		Vss		DDPB_2 N		Vss		DDPC_3 N		Vss		PERp4		Vss		VccIO	
	LVDSA_ DATA#1		LVDSA_ DATA1								Vss		DDPB_2 P		DDPB_3 P		DDPC_3 P		PERn6		PERn4		PERp2		VccIO	
SB_ FA#0		LVDSB_ DATA0		LVDSA_ DATA2	LVDSA_ DATA#2	Vss	TP5	TP4		Vss																
	Vss												Vss		DDPB_3 N		Vss		PERp6		Vss		PERn2		VccIO	
SA_ _K#	LVBOD	LVDSA_ CLK	LVDOD	Vss	DATA3	LVDSA_ DATA#3	Vss	TP7		TP6	Vss		DDPC_ HPD		Vss DDPB_		PETp7		Vss		PETp3		Vss		VccIO	
SB	LVDSB_ DATA#2	LVDSB	LVDSB_ DATA2	LVDSB	LVDSB		VccTX	VccTX L		LVD VR	LVD VR				HPD DDPD		PETn7		PERp7		PETn3		PERn3		VccIO	
ΓA#3	Vss	DATA3		DATA#1	DATA1	Vss	LVDS	VDS		EFH	EFL EFL	Vss			HPD		Vss		PERn7		Vss		PERp3		VccIO	
ACIk	700	VccAClk		Vss	LVDSB_ CLK#	LVDSB_ CLK	Vss	VccTX_L VDS		VccTX_L VDS	Vss	LVD_VB G		LVD_IB G												
KOU	Vss	CLKOU	Vss		CLKOU	CLKOU						_		_				VCC3_3	VSS		VSS	VCCIO	VCCIO		VCCIO	
PCIE		T_PCIE 4N		Vss	T_PCIE 2P	T_PCIE 2N	Vss	CLKOUT _PCIE1P		_PCIE1N	Vss	Vss		Vss	Vss			Vss	Vss		Vss	Vss	Vss		Vss	ĺ
KOU	Vss	CLKOU			CLKOU	CLKOU																				
EG_ _N		T_PEG_ B_P		Vss	T_PCIE 0N	T_PCIE 0P	Vss	Vss		Vss	TP13	TP12		Vss	Vss			Vss	Vss		Vss	Vss	Vss		Vss	
	T_PCIE 5P		CLKOU T_PCIE 5N															VccIO	Vss		Vss	VccCore	VccCore		Vss	
AL25	JI .	XTAL25	SIN	Vss	Vss	Vss	CLKOU T_PCIE	CLKOUT		Vss	CLKOU T_PCIE	CLKOU T_PCIE		VssA_L	VccALV			VccIO	VccIO		Vss	VccCore	VccCore		VccCor	
UT	Vss	_IN		V 33	V 33	V33	6P	_PCIE6N		V 33	3N	3P		VDS	DS			VCCIO	VCCIO		V 00	VCCCOIE	VCCCOIE		е	
A_D		VssA_D		Vss	CLKOU T_PCIE	CLKOU T_PCIE	Vss	Vss		VccME	VccME	VccME		Vss	XCLK_R			Vss	VccIO		VccIO	VccCore	VccCore		VccCor	
C	VccADA	AC	VccADA		7N	7P									COMP										е	_
Γ_RE	С		С		DAC_IR			CLKOUT		CLKOUT															VccCor	
D		Vss		Vss	EF.	Vss	Vss	_PEG_A_ P		_PEG_A_ N	Vss	VccME		VccME	VccME			Vcc3_3	Vss		Vss	Vss	Vss		e	
T_G	Vss	CRT_IR		DDPC_	L_DDC_		L_CTRL																		VccCor	F
EN	CRT_BL	TN		CTRLDA TA	CLK	Vss	_CLK	NC_1		Vss	NC_3	NC_4		Vss	NC_2			Vcc3_3	Vcc3_3		Vss	Vss	Vss		е	
	UE UE		Vss	DDPC_														VccME	VccME		Vss	Vss	Vss		Vss	
r_HS NC		CRT_VS YNC		CTRLCL K	L_BKLT CTL	Vss	Vss	L_DDC_ DATA		Vss	VccME	VccME		VccME	Vss			VccME	VccME		Vss	Vss	Vss		Vss	
T_D	Vss	CRT D			L CTRL																				VanCua	
_DAT A		CRT_D DC_CLK		Vss	_DATA	Vss	Vss	Vss		Vss	VccME	VccME		VccME	Vss			Vss	Vss		Vss	Vss	Vss		VccSus 3_3	
	DDPD_ CTRLDA		DDPD_ CTRLCL															Vcc3_3	Vss		Vss	Vss	Vss		VccSus 3_3	
VO_	TA	SDVO_	K					CLKOUT			CLKOU															
RLDA A		CTRLCL K		Vss	L_BKLT EN	L_VDD_ EN	Vss	FLEX0 / GPIO64		Vss	TFLEX2 / GPIO66	Vss		NC_5												İ
	Vss									CLKOUT	GFIO00															
KOU PCI1		CLKOU T_PCI3		Vss	CLKOU T_PCI4	Vss	CLKOU T_PCI2	Vss		FLEX1 / GPIO65	Vss	REFCLK 14IN			Vss		Vcc3_3		Vss		Vss		Vss		VccSus 3_3	İ
	CLKOU		CLKOU TFLEX3												1/		V0 0		104		TP15		TD47		VccSus	
	T_PCI0		/ GPIO67												Vss		Vcc3_3		AD1		1115		TP17		3_3	İ
23#/ IO54		AD22		Vss	AD12	AD30	Vss	AD13		AD16	Vss		AD15		Vss		Vcc3_3		Vss		TP14		TP16		VccSus 3_3	
	Vss												Vss		Vcc3_3		Vss		AD25		Vss		VccSusHD A		VccSus 3_3	
QF# PIO3		AD24		V5REF	AD18	Vss	AD21	GNT1# / GPIO51		Vss																
	AD23		C/BE0#								PCILOO PBACK		AD27		Vcc3_3		AD17		AD5		GPIO7		HDA_DOC K_RST# / GPIO13		VccSus 3_3	
T3#/		PIRQB#		Vss	AD9	C/BE2#			PAR		Vss		AD0		Vss		AD31		Vss		HDA_DOC K_EN#/		Vss		VccSus	
IO55		FIRQD#		V55	ADS	C/BE2#															GPIO33		HDA_SDI		3_3 VccSus	
	Vss						AD28		Vss		C/BE1#		Vss		PIRQA#		Vss		C/BE3# LDRQ1#		Vss		N0		3_3	<u> </u>
014		REQ0#		Vss	GNT0#		DEVSEL #		AD29		AD26		AD19		GPIO17		GNT2#/ GPIO53		GPIO23		HDA_SDI N3		HDA_SDI N1		VccSus 3_3	İ
_NC			PERR#		Vss		Vss		SERR#		Vss		AD10		Vss		AD8		Vss		HDA_SDI N2		Vss		VccSus 3_3	Г
_NC		Vss		PLOCK#				AD7				STOP#				GPIO6				FWH0 / LAD0				HDA_S YNC		Т
			Vss		TRDY#		FRAME #		AD2		AD20		AD11		GPIO1		AD4		FWH4 / LFRAM		FWH2 / LAD2		HDA_RST		VccSus 3_3	
_NC	Vss_NC			<b> </b>		Vss	#	REQ2#/		Vss	-	PIRQE#		Vss		PIRQC		Vss	E#	FWH1/	LAUZ	Vss	#	HDA_S	3_3	Vcc
F	TF	i l		Ì	1	vSS	1	GPIO52		vSS	ı	/ GPIO2	1	vss	i i	#		v 55		LAD1		v 55	Ī	DO		s3_



Figure 6-4. PCH ballout (top View—right side) (Mobile Only)

	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
BJ	VccIO		VccAPL LEXP		DMI1RX N		DMI3RX N		VccFDIPL L		FDI_RXN 3		FDI_INT		FDI_LSY NC0		PMSYNC H		Reserved		Reserved	Vss_NCT F	Vss_NCT F		Vss_NCT F	Vss_NC
H [		DMI_ZC OMP		Vss		DMI1TXP		Vss		FDI_RXN 1		Vss		FDI_FSYN C1		Vss		Vss		Vss					Vss_NCT F	Vss_NC
L	VccIO	DMI ID	Vss		DMI1RX P		DMI3RX P		Vss	EDI DVD	FDI_RXP 3		FDI_LSY NC1	FDI FOVA	Vss		PECI		Reserved		Reserved		Vss			
L		DMI_IR COMP			B. HOT	DMI1TXN				FDI_RXP 1			ES. 51/11	FDI_FSYN C0				Vss				Reserved		Vss		Vss_NC
Ĺ	VccIO		Vss DMI0R		DMIOTX N DMIOTX		Vss DMI2TX		DMI3TXN		Vss FDI RXN		FDI_RXN 5 FDI_RXP		Vss FDL RXP		PROCPW RGD THRMTRI		Vss		Vss		Reserved			Vss_NC*
ŀ	VccIO		XP DMIOR		P		N DMI2TX		DMI3TXP		2 FDI_RXP		5		7 FDI_RXN		P#		Reserved		Reserved	Vss		NV_ALE		Reserve
-	VccIO		XN		Vss		P		Vss FDI_RXP		2		Vss FDI_RXP		7		Vss		Reserved						Vss	
L	VccIO		Vss		TP3		Vss DMI2RX		0 FDI RXN		Vss FDI RXN		6 FDI_RXN		Vss		Vss			Reserved	Reserved	Vss		Reserved		Reserve
Α Υ	VccIO		DMI_P		TP1		Р		0		4		6		Vss	Vss		Reserved	Reserved	Vss	NV_CLE	Reserved	Reserved	SPI_CS1#	SPI_CLK	SPI_MO
-	VccIO		CLKIN_ DMI N		TP2		DMI2RX N		Vss		FDI_RXP 4		Vss												Vss	
-	VccIO VccIO		Vss VccVR		Vss Vss		Vss Vss		Vss V_CPU_I		Vss VccDMI		Vss		Vss	Reserved		Reserved	Vss	Reserved	Reserved	Vss	Vss	SPI_CS0#	December	SPI_MIS
<b>'</b>	VCCIO		М		VSS		VSS		0		VCCDIVII												VSS	CLKOUT_D	Reserved	CLKOUT
-	VccIO		VccVR M		VccVRM		VccVRM		V_CPU_I O		VccDMI			Vss	Vss	Vss		Reserved	Vss	Vss	Reserved	Vss		P_P / CLKOUT_B		P_N / CLKOUT
																								CLK1_P	Vss	CLK1_I
٠ [												Reserved		Vss	Vss	VccME3_ 3		VccME3_ 3	Vss	Reserved	Reserved	Vss		CLKIN_BCL K_N		CLKIN_E LK_P
۱[	VccIO		VccIO	VccIO	VccIO		VccIO	Vss															_DMI_N		_DMI_P	
4	Vss		Vss	VccIO	Vss		Vss	Vss			VccPNAN	VccPNAN		VccPNAN	VccPNAN	Vss		VccME3_	VccME3_3	Vss	Vss	Vss		CLKOUT_B CLK0_N /		CLKOUT CLK0_F
											D	D		D	D	-		3						CLKOUT_P CIE8N		CLKOUT CIE8F
-	Vss		VccIO	Vss	Vss		VccPNA	VccPNA			VccPNAN	VccPNAN		VccPNAN	Vss	SATAOTX		SATA0TX P	Vss	SATAORXN	SATAORX P	Vss		VccSATAPL	Vss	VccSATA
·	Vss		TP11	Vss	Vss		ND Vss	ND Vss			D	D		D D	CLKIN C	N		۲			۲		Vss	L	Vss	L
,	/ccCor		Vss	VccIO	VccIO		VccIO	VccIO			Vss	Vss		CLKIN_SA TA_N / CKSSCD	CLKIN_S ATA_P / CKSSCD	Vss		SATA1TX N	SATA1TXP	Vss	SATA1RX N	SATA1RX P		SATA3RXN		SATA3R
,	ŭ													N	_P			.,			.,	<u> </u>			Vss	
	/ccCor		VccLAN	VccLAN	VccIO		VccIO	VccIO			SATAICO MPO	SATAICO MPI		TP8	Vss	SATA2RX N		SATA2RX P	Vss	SATA2TXN	SATA2TX P	Vss		SATA3TXN	V 33	SATA3T.
1	/ccCor																	SATA4RX			SATA4TX	SATA4TX	Vss		Vss	
}	е		Vss	Vss	VccIO		VccIO	VccIO			Vss	Vss		Vcc3_3	Vss	Vss		N	SATA4RXP	Vss	N	P		SATA5RXN	Vss	SATA5R
-	/ccCor		VccCor	Vss	VccIO		VccIO	VccIO			Vss	Vss		SATA3GP	GPIO27	Vss		SERIRQ	Vss	SATA2GP/	SDATAOU T1 /	Vss		SATA5TXN		SATA5T2
ŀ	е		е											/ GPIO37						GPIO36	GPIO48		SATA5GP			
A	Vss		Vss	TP19	Vss		Vss	Vss															/ GPIO49 /		SATA4GP	
																							TEMP_A LERT#		/ GPIO16	
٠	VccIO		VccIO	Vss	DcpSus		DcpSus Byp	Vss			Vcc3_3	Vss		Vss	Vss	Vss		SATA0GP / GPIO21	Vss	SCLOCK / GPIO22	Vss	Vss		BMBUSY#/ GPIO0		CLKRUN GPIO3
' F	VccIO		VccIO	VccIO	Vss		Vss	Vss			Vcc3_3	Vcc3_3		GPIO28	DonCCT	Vss		DesptC	Vss	Vss	GPIO35	Vss		SLOAD /	Vss	SATA1G
-	ccSus		VccSus	VccSus3	VccSus3		VccSus	VccSus3			VUU3_3	VUU3_3		GF1026	DcpSST	V55		DcpRTC	V 55	V55	GF1035	V 55	PCIECLK	GPIO38		GPIO1
Ľ	3_3		3_3	_3	_3		3_3	_3															RQ1# / GPIO18		A20GATE	
. [												OC7# / GPIO14		CL_CLK1	Vss	CL_DATA 1		CL_RST1 #	Vss	GPIO15	SYS_RES ET#	Vss		SATALED#		RCIN
,	ccSus/						USBP2		VccSus3					PEG_B_C				PCIECLK	SUS_STAT	ACPRESE		PWRBTN		SDATAOUT	Vss	
Ľ	3_3		Vss		Vss		Р		3		Vss			LKRQ#/ GPIO56	SLP_S3#	Vss		RQ0# / GPIO73	# / GPIO61	NT / GPIO31	INIT3_3V#	#		0 / GPIO39		SPKR
١	ccSus 3_3		Vss		USBP6P		USBP2 N		TP10		OC0# / GPIO59												PCIECLK RQ2# /		TP23	
,	/ccSus		USBP1		USBP6N		Vss		TP9				SML1ALE		Vss	STP_PCI		PCIECLK	Voo	PME#	SYS_PWR	Vss	GPIO20	JTAG_TCK		SUS_PV
Ļ	3_3 /ccSus		2P USBP1				Vss USBP3				Vss OC3#/		RT# / GPIO74		vss	# / GPIO34		RQ4# / GPIO26	Vss	PWE#	OK	vss		JIAG_ICK		_DN_AC GPIO3
Ľ	3_3		2N		Vss		P P		Vss		GPIO42		Vss					LAN PH							Vss	
																Vss		Y_PWR_ CTRL /	SLP_M#	Vss	PCIRST#	MEPWR OK		JTAG_TMS		JTAG_T
ļ							uor -						SML0ALE					GPIO12				- N				
'	ccSus 3_3		Vss		USBP8P		USBP3 N		USBP0P		OC1# / GPIO40		RT# / GPIO60		WAKE#								TRST#		JTAG_TD O	
,	ccSus		USBP1		USBP8N		Vss		USBP0N		Vss		SMBCLK		TP18		GPIO24			SLP_S4#	PCIECLK RQ5# /	Vss		PCIECLKR Q6# /		PEG_A_ KRQ#
Ļ	3_3		1P						, , 0,1				,5021		SML1DA		2024		0141.00.1-		GPIO44			GPIO45		GPIO4
ľ	ccSus 3_3		USBP1 1N		Vss		USBP4 P		Vss		OC5# / GPIO9		Vss		TA / GPIO75		Vss		SML0DAT A						Vss	
١	ccSus		V5REF		USBP9P		USBP4		CLKIN_D		OC2# /		RI#		OC6# /		GPIO8		GPIO57		SLP_LAN	Vss		SUSCLK /		PCIECLI Q7# /
Ļ	3_3		_Sus				N		OT_96N		GPIO41				GPIO10		SML1CL				#/GPIO29		elb oc.	GPIO62		GPIO4
ľ	ccSus 3_3		Vss		USBP9N		Vss		CLKIN_D OT_96P		Vss		OC4# / GPIO43		Vss		K / GPIO58		Vss		Vss		SLP_S5# / GPIO63			Vss_NC
ľ		USBRBI AS				USBP7P				SRTCRS T#				RTCX2				DRAMP WROK				PLTRST#			Vss_NCT F	Vss_NC
1	ccSus 3_3		USBP1 3P		USBP10 P		USBP5 P		USBP1P		RSMRST #		RTCRST #		Vss		TP24		SMBDATA		SML0CLK					
Ī		USBRBI AS#		Vss		USBP7N		Vss		PWROK		Vss		RTCX1		Vss		SMBALE RT#/		Vss			Vss_NCT F		Vss_NCT F	
Ļ	/aac		Heppy		Hebba*		Hebbe				INITO		INITI/ONE				I ANI DOT	GPIO11	PCIECLKR		DATI OW	V/00 NOT			-	
Α \	ccSus	1	USBP1 3N	i l	USBP10 N		USBP5 N	1	USBP1N	1	INTRUDE R#	1	INTVRME N		VccRTC	1	LAN_RST		Q3# /		BATLOW# / GPIO72	Vss_NCT	Vss_NCT	1	1	



Table 6-61. PCH Ballout by Signal name (Mobile Only)

PCH Mobile Ball	D-II //	PCH Mobile Ball	Ball #
Name	Ball #	Name	
A20GATE	U2	CLKIN_BCLK_N	AP3
ACPRESENT /	P7	CLKIN_BCLK_P	AP1
GPIO31	Ρ/	CLKIN_DMI_N	AW24
AD0	H40	CLKIN_DMI_P	BA24
AD1	N34	CLKIN_DOT_96N	F18
AD2	C44	CLKIN_DOT_96P	E18
AD3	A38	CLKIN_PCILOOPBA CK	J42
AD4	C36	CLKIN SATA N /	
AD5	J34	CKSSCD_N	AH13
AD6	A40	CLKIN SATA P /	A114.0
AD7	D45	CKSSCD_P	AH12
AD8	E36	CLKOUT_BCLK0_N	AM3
AD9	H48	/ CLKOUT_PCIE8N	71113
AD10	E40	CLKOUT_BCLK0_P / CLKOUT_PCIE8P	AM1
AD11	C40	CLKOUT_PCIE8P	AN4
AD12	M48	CLKOUT DMI P	AN2
AD13	M45	CLKOUT_DMI_P	AINZ
AD14	F53	CLKOUT_DP_N / CLKOUT_BCLK1_N	AT1
AD15	M40	CLKOUT DP P /	4
AD16	M43	CLKOUT_BCLK1_P	AT3
AD17	J36	CLKOUT_PCI0	N52
AD18	K48	CLKOUT_PCI1	P53
AD19	F40	CLKOUT_PCI2	P46
AD20	C42	CLKOUT_PCI3	P51
AD21	K46	CLKOUT_PCI4	P48
AD22	M51	CLKOUT_PCIE0N	AK48
AD23	J52	CLKOUT_PCIE0P	AK47
AD24	K51	CLKOUT_PCIE1N	AM43
AD25	L34	CLKOUT_PCIE1P	AM45
AD26	F42	CLKOUT_PCIE2N	AM47
AD27	J40	CLKOUT_PCIE2P	AM48
AD28	G46	CLKOUT_PCIE3N	AH42
AD29	F44	CLKOUT_PCIE3P	AH41
AD30	M47	CLKOUT_PCIE4N	AM51
AD31	H36	CLKOUT_PCIE4P	AM53
BATLOW# / GPIO72	A6	CLKOUT_PCIE5N	AJ50
C/BE0#	J50	CLKOUT_PCIE5P	AJ52
C/BE1#	G42	CLKOUT_PCIE6N	AH45
C/BE2#	H47	CLKOUT_PCIE6P	AH46
C/BE3#	G34	CLKOUT_PCIE7N	AF48
CL_CLK1	T13	CLKOUT_PCIE7P	AF47
CL_DATA1	T11	CLKOUT_PEG_A_N	AD43
CL_RST1#	T9	CLKOUT_PEG_A_P	AD45

e (Mobile Only)	
PCH Mobile Ball Name	Ball #
CLKIN_BCLK_N	AP3
CLKIN_BCLK_P	AP1
CLKIN_DMI_N	AW24
CLKIN_DMI_P	BA24
CLKIN_DOT_96N	F18
CLKIN_DOT_96P	E18
CLKIN_PCILOOPBA CK	J42
CLKIN_SATA_N / CKSSCD_N	AH13
CLKIN_SATA_P / CKSSCD_P	AH12
CLKOUT_BCLK0_N / CLKOUT_PCIE8N	AM3
CLKOUT_BCLK0_P / CLKOUT_PCIE8P	AM1
CLKOUT_DMI_N	AN4
CLKOUT_DMI_P	AN2
CLKOUT_DP_N / CLKOUT_BCLK1_N	AT1
CLKOUT_DP_P / CLKOUT_BCLK1_P	AT3
CLKOUT_PCI0	N52
CLKOUT_PCI1	P53
CLKOUT_PCI2	P46
CLKOUT_PCI3	P51
CLKOUT_PCI4	P48
CLKOUT_PCIE0N	AK48
CLKOUT_PCIE0P	AK47
CLKOUT_PCIE1N	AM43
CLKOUT_PCIE1P	AM45
CLKOUT_PCIE2N	AM47
CLKOUT_PCIE2P	AM48
CLKOUT_PCIE3N	AH42
CLKOUT_PCIE3P	AH41
CLKOUT_PCIE4N	AM51
CLKOUT_PCIE4P	AM53
CLKOUT_PCIE5N	AJ50
CLKOUT_PCIE5P	AJ52
CLKOUT_PCIE6N	AH45
CLKOUT_PCIE6P	AH46
CLKOUT_PCIE7N	AF48
CLKOUT_PCIE7P	AF47
CLKOUT_PEG_A_N	AD43
CLKOLIT DEG A D	VD/12

PCH Mobile Ball Name	Ball #
CLKOUT_PEG_B_N	AK53
CLKOUT_PEG_B_P	AK51
CLKOUTFLEX0 / GPIO64	T45
CLKOUTFLEX1 / GPIO65	P43
CLKOUTFLEX2 / GPIO66	T42
CLKOUTFLEX3 / GPIO67	N50
CLKRUN# / GPIO32	Y1
CRT_BLUE	AA52
CRT_DDC_CLK	V51
CRT_DDC_DATA	V53
CRT_GREEN	AB53
CRT_HSYNC	Y53
CRT_IRTN	AB51
CRT_RED	AD53
CRT_VSYNC	Y51
DAC_IREF	AD48
DcpRTC	V9
DcpSST	V12
DcpSus	Y22
DcpSusByp	Y20
DDPB ON	BD42
DDPB 0P	BC42
DDPB 1N	BJ42
DDPB 1P	BG42
DDPB 2N	BB40
DDPB_2P	BA40
DDPB 3N	AW38
DDPB_3P	BA38
DDPB_AUXN BG44	
DDPB AUXP	BJ44
DDPB HPD	AU38
DDPC_0N	BE40
DDPC 0P	BD40
DDPC_1N	BF41
DDPC 1P	BH41
DDPC 2N	BD38
DDPC 2P	BC38
DDPC 3N	BB36
DDPC 3P	BA36
DDPC_AUXN B	E44
<del>-</del>	



PCH Mobile Ball Name	Ball #
DDPC_AUXP	BD44
DDPC_CTRLCLK	Y49
DDPC_CTRLDATA	AB49
DDPC_HPD	AV40
DDPD_0N	BJ40
DDPD_0P	BG40
DDPD_1N	BJ38
DDPD_1P	BG38
DDPD_2N	BF37
DDPD_2P	BH37
DDPD_3N	BE36
DDPD_3P	BD36
DDPD_AUXN BC46	
DDPD AUXP	BD46
DDPD_CTRLCLK	U50
DDPD_CTRLDATA	U52
DDPD HPD	AT38
DEVSEL#	F46
DMI IRCOMP	BF25
DMI ZCOMP	BH25
DMIORXN	BC24
DMIORXP	BD24
DMIOTXN	BE22
DMIOTXP	BD22
DMI1RXN	BJ22
DMI1RXP	BG22
DMI1TXN	BF21
DMI1TXP	BH21
DMI2RXN	AW20
DMI2RXP	BA20
DMI2TXN	BD20
DMI2TXP	BC20
DMI3RXN	BJ20
DMI3RXP	BG20
DMI3TXN	BE18
DMI3TXP	BD18
DRAMPWROK	D9
FDI FSYNCO	BF13
FDI_FSTNC0 FDI_FSYNC1	BH13
FDI_FSTNC1	ВЛ13
FDI_IN1	BJ14
FDI_LSYNC0	BG14
FDI_RXN0	BA18
FDI_RXN1	BH17

PCH Mobile Ball Name	Ball #
FDI_RXN2	BD16
FDI_RXN3	BJ16
FDI_RXN4	BA16
FDI_RXN5	BE14
FDI_RXN6	BA14
FDI_RXN7	BC12
FDI_RXP0	BB18
FDI_RXP1	BF17
FDI_RXP2	BC16
FDI_RXP3	BG16
FDI_RXP4	AW16
FDI_RXP5	BD14
FDI_RXP6	BB14
FDI_RXP7	BD12
FRAME#	C46
FWH0 / LAD0	D33
FWH1 / LAD1	B33
FWH2 / LAD2	C32
FWH3 / LAD3	A32
FWH4 / LFRAME#	C34
GNT0#	F48
GNT1# / GPIO51	K45
GNT2# / GPIO53	F36
GNT3# / GPIO55	H53
GPIO0	Y3
GPIO1	C38
GPIO6	D37
GPIO7	J32
GPIO8	F10
GPIO15	T7
GPIO17	F38
GPIO24	H10
GPIO27	AB12
GPIO28 V13	
GPIO35	V6
GPIO57	F8
HDA_BCLK	A30
HDA_DOCK_EN# / GPIO33	H32
HDA_DOCK_RST# / GPIO13	J30
HDA_RST#	C30
HDA_SDIN0	G30
HDA_SDIN1	F30
HDA_SDIN2	E32
<del></del>	

PCH Mobile Ball Name	Ball #
HDA_SDIN3	F32
HDA_SDO	B29
HDA_SYNC	D29
INIT3_3V#	P6
INTRUDER#	A16
INTVRMEN	A14
IRDY#	A42
JTAG_TCK	М3
JTAG_TDI	K1
JTAG_TDO	J2
JTAG_TMS	K3
L_BKLTCTL	Y48
L_BKLTEN	T48
L_CTRL_CLK	AB46
L_CTRL_DATA	V48
L_DDC_CLK	AB48
L_DDC_DATA	Y45
L_VDD_EN	T47
LAN_PHY_PWR_CT RL / GPIO12	K9
LAN_RST#	A10
LDRQ0#	A34
LDRQ1# / GPIO23	F34
LVD_IBG	AP39
LVD_VBG	AP41
LVD_VREFH	AT43
LVD_VREFL	AT42
LVDSA_CLK#	AV53
LVDSA_CLK	AV51
LVDSA_DATA#0	BB47
LVDSA_DATA#1	BA52
LVDSA_DATA#2	AY48
LVDSA_DATA#3	AV47
LVDSA_DATA0	BB48
LVDSA_DATA1	BA50
LVDSA_DATA2	AY49
LVDSA_DATA3	AV48
LVDSB_CLK#	AP48
LVDSB_CLK	AP47
LVDSB_DATA#0	AY53
LVDSB_DATA#1	AT49
LVDSB_DATA#2	AU52
LVDSB_DATA#3	AT53
LVDSB_DATA0	AY51



г	•
PCH Mobile Ball Name	Ball #
LVDSB_DATA1	AT48
LVDSB_DATA2	AU50
LVDSB_DATA3	AT51
MEPWROK	K5
NC_1	AB45
NC_2	AB38
NC_3	AB42
NC_4	AB41
NC_5	T39
NV_ALE	BD3
NV_CLE	AY6
OC0# / GPIO59	N16
OC1# / GPIO40	J16
OC2# / GPIO41	F16
OC3# / GPIO42	L16
OC4# / GPIO43	E14
OC5# / GPIO9	G16
OC6# / GPIO10	F12
OC7# / GPIO14	T15
PAR	H44
PCIECLKRQ0# / GPIO73	P9
PCIECLKRQ1# / GPIO18	U4
PCIECLKRQ2# / GPIO20	N4
PCIECLKRQ3# / GPIO25	A8
PCIECLKRQ4# / GPIO26	M9
PCIECLKRQ5# / GPIO44	Н6
PCIECLKRQ6# / GPIO45	Н3
PCIECLKRQ7# / GPIO46	F1
PCIRST#	K6
PECI	BG10
PEG_A_CLKRQ# / GPIO47	H1
PEG_B_CLKRQ# / GPIO56	P13
PERn1	BG30
PERn2	AW30
PERn3	AU30
PERn4	BA32

PCH Mobile Ball Name	Ball #
PERn5	BF33
PERn6	BA34
PERn7	AT34
PERn8	BG34
PERp1	BJ30
PERp2	BA30
PERp3	AT30
PERp4	BB32
PERp5	BH33
PERp6	AW34
PERp7	AU34
PERp8	BJ34
PERR#	E50
PETn1	BF29
PETn2	BC30
PETn3	AU32
PETn4	BD32
PETn5	BG32
PETn6	BC34
PETn7	AU36
PETn8	BG36
PETp1	BH29
PETp2	BD30
PETp3	AV32
PETp4	BE32
PETp5	BJ32
PETp6	BD34
PETp7	AV36
PETp8	BJ36
PIRQA#	G38
PIRQB#	H51
PIRQC#	B37
PIRQD#	A44
PIRQE# / GPIO2	B41
PIRQF# / GPIO3	K53
PIRQG# / GPIO4	A36
PIRQH# / GPIO5	A48
PLOCK#	D49
PLTRST#	D5
PME#	M7
PMSYNCH	BJ10
PROCPWRGD	BE10
PWRBTN#	P5
PWROK	B17
	1 21,

PCH Mobile Ball Name	Ball #
RCIN#	T1
REFCLK14IN	P41
REQ0#	F51
REQ1# / GPIO50	A46
REQ2# / GPIO52	B45
REQ3# / GPIO54	M53
Reserved	AY9
Reserved	BD1
Reserved	AP15
Reserved	BD8
Reserved	AV9
Reserved	BG8
Reserved	AP7
Reserved	AP6
Reserved	BD6
Reserved	BB7
Reserved	BC8
Reserved	ВЈ8
Reserved	ВЈ6
Reserved	BG6
Reserved	AT6
Reserved	AT9
Reserved	BB1
Reserved	AV6
Reserved	BB3
Reserved	BA4
Reserved	BE4
Reserved	BB6
Reserved	AV7
Reserved	AU2
Reserved	AY8
Reserved	AY5
Reserved	AV11
Reserved	BF5
RI#	F14
RSMRST#	C16
RTCRST#	C14
RTCX1	B13
RTCX2	D13
SATA0GP / GPIO21	Y9
SATA0RXN	AK7
SATA0RXP	AK6
SATA0TXN	AK11
SATA0TXP	AK9



PCH Mobile Ball Name	Ball #
SATA1GP / GPIO19	V1
SATA1RXN	AH6
SATA1RXP	AH5
SATA1TXN	AH9
SATA1TXP	AH8
SATA2GP / GPIO36	AB7
SATA2RXN	AF11
SATA2RXP	AF9
SATA2TXN	AF7
SATA2TXP	AF6
SATA3GP / GPIO37	AB13
SATA3RXN	AH3
SATA3RXP	AH1
SATA3TXN	AF3
SATA3TXP	AF1
SATA4GP / GPIO16	AA2
SATA4RXN	AD9
SATA4RXP	AD8
SATA4TXN	AD6
SATA4TXP	AD5
SATA5GP / GPIO49	AA4
SATA5RXN	AD3
SATA5RXP	AD1
SATA5TXN	AB3
SATA5TXP	AB1
SATAICOMPI	AF15
SATAICOMPO	AF16
SATALED#	T3
SCLOCK / GPIO22	Y7
SDATAOUTO / GPIO39	Р3
SDATAOUT1 / GPIO48	AB6
SDVO_CTRLCLK T51	
SDVO_CTRLDATA	T53
SDVO_INTN	BF45
SDVO_INTP	BH45
SDVO_STALLN	BJ48
SDVO_STALLP	BG48
SDVO_TVCLKINN	BJ46
SDVO_TVCLKINP	BG46
SERIRQ	AB9
SERR#	E44
SLOAD / GPIO38	V3

PCH Mobile Ball Name	Ball #
SLP_LAN# / GPIO29	F6
SLP_M#	K8
SLP_S3#	P12
SLP_S4#	H7
SLP_S5# / GPIO63	E4
SMBALERT# / GPIO11	В9
SMBCLK	H14
SMBDATA	C8
SML0ALERT# / GPIO60	J14
SML0CLK	C6
SML0DATA	G8
SML1ALERT# / GPIO74	M14
SML1CLK / GPIO58	E10
SML1DATA / GPIO75	G12
SPI CLK	BA2
SPI CS0#	AV3
SPI_CS1#	AY3
SPI_MISO	AV1
SPI MOSI	AY1
SPKR	P1
SRTCRST#	D17
STOP#	D41
STP_PCI# / GPIO34	M11
SUS_PWR_DN_ACK / GPIO30	M1
SUS_STAT# / GPIO61	P8
SUSCLK / GPIO62	F3
SYS_PWROK	M6
SYS_RESET#	T6
THRMTRIP#	BD10
TP1	BA22
TP2	AW22
TP3	BB22
TP4	AY45
TP5	AY46
TP6	AV43
TP7	AV45
TP8	AF13
TP9	M18
TP10	N18
[	_

PCH Mobile Ball Name	Ball #
TP11	AJ24
TP12	AK41
TP13	AK42
TP14	M32
TP15	N32
TP16	M30
TP17	N30
TP18	H12
TP19	AA23
TP23	N2
TP24	C10
TRDY#	C48
TRST#	J4
USBP0N	H18
USBP0P	J18
USBP1N	A18
USBP1P	C18
USBP2N	N20
USBP2P	P20
USBP3N	J20
USBP3P	L20
USBP4N	F20
USBP4P	G20
USBP5N	A20
USBP5P	C20
USBP6N	M22
USBP6P	N22
USBP7N	B21
USBP7P	D21
USBP8N	H22
USBP8P	J22
USBP9N	E22
USBP9P	F22
USBP10N	A22
USBP10P	C22
USBP11N	G24
USBP11P	H24
USBP12N	L24
USBP12P	M24
USBP13N	A24
USBP13P	C24
USBRBIAS	D25
USBRBIAS#	B25
V_CPU_IO	AT18



	1
PCH Mobile Ball Name	Ball #
V_CPU_IO	AU18
V5REF	K49
V5REF_Sus	F24
Vcc3_3	AB34
Vcc3_3	AB35
Vcc3_3	AD35
Vcc3_3	AN35
Vcc3_3	AD13
Vcc3_3	V15
Vcc3_3	V16
Vcc3_3	Y16
Vcc3_3	J38
Vcc3_3	L38
Vcc3_3	M36
Vcc3_3	N36
Vcc3_3	P36
Vcc3_3	U35
VccAClk	AP51
VccAClk	AP53
VccADAC	AE50
VccADAC	AE52
VccADPLLA	BB51
VccADPLLA	BB53
VccADPLLB	BD51
VccADPLLB	BD53
VccALVDS	AH38
VccAPLLEXP	BJ24
VccCore	AB24
VccCore	AB26
VccCore	AB28
VccCore	AD26
VccCore	AD28
VccCore	AF26
VccCore	AF28
VccCore	AF30
VccCore	AF31
VccCore	AH26
VccCore	AH28
VccCore	AH30
VccCore	AH31
VccCore	AJ30
VccCore	AJ31
VccDMI	AT16
VccDMI	AU16
	1

PCH Mobile Ball Name	Ball #
VccFDIPLL	BJ18
VccIO	AN30
VccIO	AN31
VccIO	AN23
VccIO	AN24
VccIO	AN26
VccIO	AN28
VccIO	AT26
VccIO	AT28
VccIO	AU26
VccIO	AU28
VccIO	AV26
VccIO	AV28
VccIO	AW26
VccIO	AW28
VccIO	BA26
VccIO	BA28
VccIO	BB26
VccIO	BB28
VccIO	BC26
VccIO	BC28
VccIO	BD26
VccIO	BD28
VccIO	BE26
VccIO	BE28
VccIO	BG26
VccIO	BG28
VccIO	BH27
VccIO	BJ26
VccIO	BJ28
VccIO	AN20
VccIO	AN22
VccIO	V23
VccIO	AH23
VccIO	AH35
VccIO	AJ35
VccIO	AH22
VccIO	AK24
VccIO	AM23
VccIO	AB19
VccIO	AB20
VccIO	AB22
VccIO	AD19
VccIO	AD20
	1

PCH Mobile Ball Name	Ball #
VccIO	AD22
VccIO	AF19
VccIO	AF20
VccIO	AF22
VccIO	AH20
VccIO	AH19
VccIO	AF32
VccIO	AF34
VccIO	AH34
VccIO	V24
VccIO	V26
VccIO	Y24
VccIO	Y26
VccLAN	AF23
VccLAN	AF24
VccME	AD38
VccME	AD39
VccME	AD41
VccME	AF41
VccME	AF42
VccME	AF43
VccME	AA34
VccME	Y34
VccME	Y35
VccME	AA35
VccME	V39
VccME	V41
VccME	V42
VccME	Y39
VccME	Y41
VccME	Y42
VccME3_3	AM8
VccME3_3	AM9
VccME3_3	AP11
VccME3_3	AP9
VccPNAND	AK13
VccPNAND	AK15
VccPNAND	AK16
VccPNAND	AK19
VccPNAND	AK20
VccPNAND	AM12
VccPNAND	AM13
VccPNAND	AM15
VccPNAND	AM16



	ı
PCH Mobile Ball Name	Ball #
VccRTC	A12
VccSATAPLL	AK1
VccSATAPLL	AK3
VccSus3_3	U23
VccSus3_3	P18
VccSus3_3	U19
VccSus3_3	U20
VccSus3_3	U22
VccSus3_3	A26
VccSus3_3	A28
VccSus3_3	B27
VccSus3 3	C26
VccSus3_3	C28
VccSus3_3	E26
VccSus3_3	E28
VccSus3 3	F26
VccSus3_3	F28
VccSus3 3	G26
VccSus3 3	G28
VccSus3_3	H26
VccSus3 3	H28
VccSus3_3	J26
VccSus3_3	J28
VccSus3 3	L26
VccSus3 3	L28
VccSus3_3	M26
VccSus3 3	M28
VccSus3 3	N26
VccSus3 3	N28
VccSus3 3	P26
VccSus3 3	P28
VccSus3_3	U24
VccSus3_3	U26
VccSus3_3	U28
VccSus3_3	V28
VccSusHDA	L30
VccTX_LVDS	AP43
VccTX LVDS	AP45
VccTX_LVDS	AT45
VccTX LVDS	AT46
VccVRM	AT24
VccVRM	AT22
VccVRM	AT20
VccVRM	AU24
İ	ì

PCH Mobile Ball Name	Ball #
Vss	AU22
Vss	AV18
Vss	AA19
Vss	AA20
Vss	AA22
Vss	AA24
Vss	AA26
Vss	AA28
Vss	AA30
Vss	AA31
Vss	AA32
Vss	AA50
Vss	AB11
Vss	AB15
Vss	AB23
Vss	AB30
Vss	AB31
Vss	AB32
Vss	AB39
Vss	AB43
Vss	AB47
Vss	AB5
Vss	AB8
Vss	AC2
Vss	AC52
Vss	AD11
Vss	AD15
Vss	AD16
Vss	AD23
Vss	AD24
Vss	AD30
Vss	AD31
Vss	AD32
Vss	AD34
Vss	AD42
Vss	AD46
Vss	AD47
Vss	AD49
Vss	AD51
Vss	AD7
Vss	AE2
Vss	AE4
Vss	AF12
Vss	AF35

PCH Mobile Ball Name	Ball #
Vss	AF39
Vss	AF45
Vss	AF46
Vss	AF49
Vss	AF5
Vss	AF8
Vss	AG2
Vss	AG52
Vss	AH11
Vss	AH15
Vss	AH16
Vss	AH24
Vss	AH32
Vss	AH43
Vss	AH47
Vss	AH48
Vss	AH49
Vss	AH7
Vss	AJ19
Vss	AJ2
Vss	AJ20
Vss	AJ22
Vss	AJ23
Vss	AJ26
Vss	AJ28
Vss	AJ32
Vss	AJ34
Vss	AJ4
Vss	AK12
Vss	AK22
Vss	AK23
Vss	AK26
Vss	AK28
Vss	AK30
Vss	AK31
Vss	AK32
Vss	AK34
Vss	AK35
Vss	AK38
Vss	AK39
Vss	AK43
Vss	AK45
Vss	AK46
Vss	AK49



DOLLAR 1.11 D. 11	
PCH Mobile Ball Name	Ball #
Vss	AK5
Vss	AK8
Vss	AL2
Vss	AL52
Vss	AM11
Vss	AM19
Vss	AM20
Vss	AM22
Vss	AM24
Vss	AM26
Vss	AM28
Vss	AM30
Vss	AM31
Vss	AM32
Vss	AM34
Vss	AM35
Vss	AM38
Vss	AM39
Vss	AM41
Vss	AM42
Vss	AM46
Vss	AM49
Vss	AM5
Vss	AM6
Vss	AM7
Vss	AN19
Vss	AN32
Vss	AN50
Vss	AN52
Vss	AP12
Vss	AP13
Vss	AP42
Vss	AP46
Vss	AP49
Vss	AP5
Vss	AP8
Vss	AR2
Vss	AR52
Vss	AT11
Vss	AT12
Vss	AT13
Vss	AT32
Vss	AT36
Vss	AT41

PCH Mobile Ball	Ball #
Name	4=4=
Vss	AT47
Vss	AT5
Vss	AT7
Vss	AT8
Vss	AU20
Vss	AU4
Vss	AV12
Vss	AV14
Vss	AV16
Vss	AV20
Vss	AV22
Vss	AV24
Vss	AV30
Vss	AV34
Vss	AV38
Vss	AV42
Vss	AV46
Vss	AV49
Vss	AV5
Vss	AV8
Vss	AW14
Vss	AW18
Vss	AW2
Vss	AW32
Vss	AW36
Vss	AW40
Vss	AW52
Vss	AY11
Vss	AY43
Vss	AY47
Vss	AY7
Vss	B11
Vss	B15
Vss	B19
Vss	B23
Vss	B31
Vss	B35
Vss	B39
Vss	B43
Vss	B47
Vss	B7
Vss	BA12
Vss	BA42
Vss	BB10

PCH Mobile Ball Name	Ball #
Vss	BB12
Vss	BB16
Vss	BB20
Vss	BB24
Vss	BB30
Vss	BB34
Vss	BB38
Vss	BB42
Vss	BB44
Vss	BB49
Vss	BB5
Vss	BC10
Vss	BC14
Vss	BC18
Vss	BC2
Vss	BC22
Vss	BC32
Vss	BC36
Vss	BC40
Vss	BC44
Vss	BC52
Vss	BD48
Vss	BD49
Vss	BD5
Vss	BE12
Vss	BE16
Vss	BE20
Vss	BE24
Vss	BE30
Vss	BE34
Vss	BE38
Vss	BE42
Vss	BE46
Vss	BE48
Vss	BE50
Vss	BE6
Vss	BE8
Vss	BF3
Vss	BF49
Vss	BF51
Vss	BF9
Vss	BG12
Vss	BG18
Vss	BG24



PCH Mobile Ball	
Name	Ball #
Vss	BG4
Vss	BG50
Vss	BH11
Vss	BH15
Vss	BH19
Vss	BH23
Vss	BH31
Vss	BH35
Vss	BH39
Vss	BH43
Vss	BH47
Vss	BH7
Vss	BH9
Vss	C12
Vss	C50
Vss	D51
Vss	E12
Vss	E16
Vss	E20
Vss	E24
Vss	E30
Vss	E34
Vss	E38
Vss	E42
Vss	E46
Vss	E48
Vss	E6
Vss	E8
Vss	F49
Vss	F5
Vss	G10
Vss	G14
Vss	G18
Vss	G2
Vss	G22
Vss	G32
Vss	G36
Vss	G40
Vss	G44
Vss	G52
Vss	H16
Vss	H20
Vss	H30
Vss	H34

PCH Mobile Ball Name	Ball #
Vss	H38
Vss	H42
Vss	H49
Vss	H5
Vss	J24
Vss	K11
Vss	K43
Vss	K47
Vss	K7
Vss	L14
Vss	L18
Vss	L2
Vss	L22
Vss	L32
Vss	L36
Vss	L40
Vss	L52
Vss	M12
Vss	M16
Vss	M20
Vss	M34
Vss	M38
Vss	M42
Vss	M46
Vss	M49
Vss	M5
Vss	M8
Vss	N24
Vss	N38
Vss	P11
Vss	P16
Vss	P22
Vss	P30
Vss	P32
Vss	P34
Vss	P38
Vss	P42
Vss	P45
Vss	P47
Vss	P49
Vss	R2
Vss	R52
Vss	T12
Vss	T41

PCH Mobile Ball Name	Ball #
Vss	T43
Vss	T46
Vss	T49
Vss	T5
Vss	T8
Vss	U30
Vss	U31
Vss	U32
Vss	U34
Vss	V11
Vss	V19
Vss	V20
Vss	V22
Vss	V30
Vss	V31
Vss	V32
Vss	V34
Vss	V35
Vss	V38
Vss	V43
Vss	V45
Vss	V46
Vss	V47
Vss	V49
Vss	V5
Vss	V7
Vss	V8
Vss	W2
Vss	W52
Vss	Y11
Vss	Y12
Vss	Y13
Vss	Y15
Vss	Y19
Vss	Y23
Vss	Y28
Vss	Y30
Vss	Y31
Vss	Y32
Vss	Y38
Vss	Y43
Vss	Y46
Vss	Y47
Vss	Y5



PCH Mobile Ball Name	Ball #
Vss	Y6
Vss	Y8
Vss	AB16
Vss	AN34
Vss	AD12
Vss	P24
Vss_NCTF	A4
Vss_NCTF	A49
Vss_NCTF	A5
Vss_NCTF	A50
Vss_NCTF	A52
Vss_NCTF	A53
Vss_NCTF	B2
Vss_NCTF	B4
Vss_NCTF	B52
Vss_NCTF	B53
Vss_NCTF	BE1
Vss_NCTF	BE53
Vss_NCTF	BF1
Vss_NCTF	BF53
Vss_NCTF	BH1
Vss_NCTF	BH2
Vss_NCTF	BH52
Vss_NCTF	BH53
Vss_NCTF	BJ1
Vss_NCTF	BJ2
Vss_NCTF	BJ4
Vss_NCTF	BJ49
Vss_NCTF	BJ5
Vss_NCTF	BJ50
Vss_NCTF	BJ52
Vss_NCTF	BJ53
Vss_NCTF	D1
Vss_NCTF	D2
Vss_NCTF	D53
Vss_NCTF	E1
Vss_NCTF	E53
VssA_DAC	AF51
VssA_DAC	AF53
VssA_LVDS	AH39
WAKE#	J12
XCLK_RCOMP	AF38
XTAL25_IN	AH51
XTAL25_OUT	AH53



### 6.3 PCH Ballout Small Form Factor Ballout

This section contains the PCH Mobile Small Form Factor (SFF) ballout. Figure 6-5 and Figure 6-6 show the ballout from a top of the package quadrant view. Table 6-62 is the BGA ball list, sorted alphabetically by signal name.



Figure 6-5. PCH ballout (top view—left side) (Mobile SFF Only)

	51	50	49	48	47			((	op v	40			39	CIVIC	37			יעויי	33	32	31	30	29	28	27	24	
BE	Vss_NCT	Vss_NCT	Vss_NCT	48	DDPB_0	46	45 DDPB_2	44	43 DDPB_3	42	41 DDPC_1	40	DDPD_1	38	DDPD_0	36	35 DDPD_2	34	PETn8	32	PERn7	30	PETn5	28	PERn2	26	BE
	F Vss_NCT	F Vss_NCT	F Vss		Р	Vss	P	DDPB_1	Р	Vss	P	DDPC_0	N	Vss	P	DDPB_H	Р	Vss		PERn8		Vss		PERn4		Vss	BD
вс	F Vss_NCT	F	Vss		DDPB_0		DDPB_2	Р	DDPB_3		DDPC_1	P	DDPD_1		DDPD_0	PD	DDPD_2		PETp8		PERp7		PETp5		PERp2		вс
вв	F	Vss		Vss	N	Vss	N	DDPB_1	N	Vss	N	DDPC_0	P	Vss	N	DDPC_H	N	VSS		PERp8		VSS		PERp4		VSS	вв
ва	TP4		TP5		Vss		DDPD_A	N	DDPC_A		DDPB_A	N	SDVO_I		DDPC_2	PD	DDPC_3		DDPD_3P		PETn6		PERp5		PERp3		ва
AY		TP6		TP7		Vss	UXP	DDPD_A	UXN	Vss	UXN	Vss	NTN	Vss	Р	Vss	N	Vss		Vss		Vss	-	Vss		Vss	AY
AW	CLKOUT		CLKOUT		Vss		Vss	UXN	DDPC_A		DDPB_A		SDVO_I		DDPC_2		DDPC_3		DDPD_3N		PETp6		PERn5		PERn3		AW
AV	_PCIE1P	Vss	_PCIE1N	Vss		LVDSA_		LVDSA_	UXP	Vss	UXP	Vss	NTP	Vss	N	Vss	Р	Vss		Vss		Vss		Vss		Vss	AV
	CLKOUT		CLKOUT		.,	DATA1	.,	DATA#1	.,		.,		SDVO_T		DDPD_H		SDVO_S		250.6		057.7		DET 4		DET 3		
AU	_PCIE3P	CLUCUT	_PCIE3N	SI VOLIT	Vss	11/0.04	Vss		Vss		Vss		VCLKIN N		PD_		TALLN		PERn6		PETp7		PETn4		PETn3		AU
AT	CLICOLIT	_PCIE2P	CLIVOLIT	_PCIE2N		LVDSA_ DATA#3		LVDSA_ DATA3	I)/DCA	Vss	LVDCA	Vss	CDVO T	Vss		Vss	CDVO C	Vss		Vss		Vss		Vss		Vss	AT
AR	CLKOUT _PCIE4P		CLKOUT _PCIE4N		Vss	11/0.01	Vss		LVDSA_ DATA0		LVDSA_ DATA#0		SDVO_T VCLKINP		Vss		SDVO_S TALLP		PERp6		PETn7		PETp4		PETp3		AR
AP	CI I/OUT	Vss	OL WOLLT	Vss		LVDSA_ CLK		LVDSA_ CLK#	11/004	Vss	11/004	Vss		Vss		Vss		Vss		Vss		Vss		Vss		Vss	AP
AN	_PCIE6P	CLKOUT	_PCIE6N	CLKOUT	Vss	LVDCD	Vss	LVDCD	LVDSA_ DATA#2		DATA2							VADDI	\/ADDII						VADII		AN
AM	CI I/OUT	_PCIE0P	CI KOUT	_PCIE0N		LVDSB_ DATA#2		LVDSB_ DATA2	LVDSB	Vss	LVDSB	Vss		Vcc3_3		VSS		VccADPL LA	VccADPLL B		Vss	Vss		Vss	VccAPLL EXP		AM
AL	_PCIE5P		_PCIE5N		Vss	LVDCD	Vss	LVDCD	DATA0		DATA#0																AL
AK	CLKOUT	Vss	CLKOUT	Vss		LVDSB_ DATA1		LVDSB_ DATA#1	LVDSB_	Vss	LVDSB_	Vss		Vss		Vss		Vss	Vss		Vss	Vss		VccIO	VccIO		AK
AJ	_PCIE7P	CLKOUT	_PCIE7N	CLKOUT	Vss		Vss		DATA#3		DATA3																AJ
АН		_PEG_B		_PEG_B		LVDSB_ CLK#		LVDSB_ CLK		Vss		Vss		VCCTX_ LVDS		VCCTX_ LVDS		Vss	Vss		VccCore	VccCore		VccCore	VccCore		АН
AG	CLKOUT _PEG_A		CLKOUT _PEG_A		Vss		Vss		LVD_VR		LVD_VR																AG
	_P		_N		*33		*55		EFH		EFL			VCCTX_		VCCTX_									$\vdash$		
AF	VccA_CL	Vss	XCLK_R	Vss		Vss		Vss	LVD_IB	Vss	LVD_VB	Vss		LVDS		LVDS		VccIO	VccIO		Vss	Vss		VccCore	VccCore		AF
AE	K	XTAL25	COMP	XTAL25	TP16		TP17		G		Ğ			VccA LV		VSSA L									<b></b>		AE
AD	CRT_DD	IN	DDPD_C	OUT	VssA_D	Vss	VccADA	Vss	CRT_IRT	Vss		Vss		DS		VDS		VccIO	VccIO		VccME	VccME		Vss	Vss		AD
AC AB	C_DATA	Vss	TRLCLK	Vss	AC	Vss	С	Vss	N	Vss	NC_2	Vss		Vss Vcc3_3		Vss Vcc3_3		Vss Vcc3_3	Vss Vcc3_3		VccME VccME	VccME VccME		Vss	Vss Vss		AC AB
AA	DDPD_C TRLDAT		CRT_DD		CRT_BL		CRT_GR		CRT_RE		NC 3																AA
	A	SDVO C	C_CLK	SDVO_C	UE		EEN		D																$\vdash$		ì
Υ		TRLCLK		TRLDAT A		Vss		Vss		Vss		Vss		Vcc3_3		Vcc3_3		Vss	Vss		Vss	VccME		VccME	VccME		Υ
w	L_DDC_ DATA		L_BKLTE N		CRT_HS YNC		CRT_VS YNC		DAC_IR EF		NC_1																w
V	L_VDD_	Vss	L_BKLTC	Vss	DDPC C	Vss	DDPC_C	Vss	L DDC	Vss		Vss		Vss		VccME		VccME	Vss		Vss	VccME		VccME	VccME		V
U	EN EN		TL		TRLCLK		TRLDAT A		CLK		NC_4																U
Т		L_CTRL_ DATA		L_CTRL_ CLK		Vss		Vss		Vss		Vss		Vss		VccME1 _1		VccME	Vss		Vss	Vss		Vss	VSS		т
R	CLKOUT _PCI2		CLKOUT _PCI4		REFCLK 14IN		CLKOUT _PCI1		CLKOUT FLEX2 /		FLEX1 /														1		R
P		Vss		Vss		Vss		Vss	GPIO66	Vss	GPIO65	Vss		Vcc3_3		Vcc3_3		Vcc3_3	Vcc3_3		Vcc3_3	Vcc3_3		Vss	VccSus3 _3		Р
N	CLKOUT FLEX0 /		CLKOUT		Vss		CLKOUT FLEX3 /		CLKOUT		NC_5																N
	GPIO64	RFO3# /	_PCI3	PIRQF#	*33		GPIO67		_PCI0		110_5																
М		GPIO54		/ GPIO3		Vss		Vss		Vss		Vss		Vss		Vss	REQ2# /	Vss		Vss		Vss		Vss	VccSusH	Vss	М
L K	AD12	Vss	AD13	AD14	AD16	Vss	AD22	Vss	AD24	Vss	AD30	Vss	REQ0#	Vss	PIRQB#	Vss	GPIO52	Vss	TP17	Vss	TP16	Vss	TP14	Vss	DA	Vss	L K
J	AD15		AD18		C/BE0#		GNT3# / GPIO55		PERR#		C/BE2#		AD9		TRDY#		AD6		V5REF		TP15		HDA_SD IN1		USBP12 N		
н		GNT0#		GNT1# / GPIO51		Vss	0.1033	Vss		Vss		Vss		Vss		Vss		Vss		Vss		Vss		Vss		Vss	н
G	AD21		PIRQC#		AD1		AD28		FRAME#		AD31		AD3		STOP#		AD25		FWH4 /		LDRQ1#		HDA_SD		USBP12		G
F		Vss		C/BE3#	ļ	Vss		Vss		Vss		Vss		Vss		Vss	ļ	Vss	LFRAME#	Vss	GPIO23	Vss	0	Vss	Р	Vss	F
E	SERR#		AD26	0, 2 2 0 1	PAR		AD23		AD27		REQ1#/		AD2		GPIO1		GPIO7		HDA_DOC K_EN# /		FWH0 /		HDA_SY		HDA_BC		E
		PIRQE#		DEVSEL	"	C/D=:		PIRQG#			GPIO50	n o		.,					GPIO33	FWH1 /	LAD0	.,	NC	HDA_SD	LK		
D	Vss_NCT	/ GPIO2	,,	#	ADIZ	C/BE1#	405	/ GPIO4	4022	Vss	GNT2# /	PLOCK#	45.	Vss	ADIO	AD11	453	Vss	CDIO1-	LAD1	FWH2 /	Vss	HDA_RS	IN3	USBRBI	Vss	D
·	F Vss_NCT	Vss_NCT	Vss		AD17	.,	AD5	DID CS :	AD29	14.	GNT2# / GPIO53	ADO	AD4		AD19	DIDC:	AD7	,,	GPIO17	FWH3 /	LAD2	Vss	T#	HDA_SD	AS#	\/e-	С
ь	F	F	Vss			Vss	DID OL: "	PIRQD#	CLKIN_P	Vss		AD0		Vss		PIRQA#		Vss	HDA_DOC	LAD3		vss	UDA CO	IN0	HCDDC	Vss	В
Α	Vss_NCT F	Vss_NCT F	F		AD10		PIRQH# / GPIO5		CILOOP BACK		AD8		AD20		IRDY#		GPIO6		K_RST# / GPIO13		LDRQ0#		HDA_SD IN2		USBRBI AS		Α
	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	



Figure 6-6. PCH ballout (top view—right side) (Mobile SFF Only)

	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
BE	PETp1		DMI1TXP		DMI0RXP		DMI1RXN		DMI2RXP		DMI3TXN		FDI_RXP 4		FDI_INT		FDI_LSY NC0		PROCPW RGD		THRMTRI P#		Vss_NCT F	Vss_NCT F	Vss_NCT F	ВЕ
BD		Vss		Vss		DMI2TXN		Vss		VCCFDIP LL		Vss		FDI_RXP 2		Vss		PMSYNC H		Vss			Vss	Vss_NCT F	Vss_NCT F	ВС
вс	PETn1		DMI1TXN		DMIORXN		DMI1RXP		DMI2RXN		DMI3TXP		FDI_RXN 4		FDI_LSY NC1		FDI_FSY NC1		PECI		Reserved		Vss		Vss_NCT F	ВС
ВВ		Vss		Vss		DMI2TXP		Vss		VSS		Vss		FDI_RXN 2		Vss		FDI_FSY NC0		Vss		Reserved		Reserved	L	ВЕ
BA AY	PERn1	Vss	CLKIN_D MI_N	Vss	DMI_ZCO MP		DMI0TXN	Vss	DMI3RXP		FDI_RXP 1		FDI_RXP 6	Vss	FDI_RXP 7	Vss	Reserved		Reserved	Vss	Reserved	Vss	Reserved	Vss	Reserved	BA
AW	PERp1	V 55	CLKIN_D MI_P	V 55	DMI_IRC OMP	Vss	DMI0TXP	V 55	DMI3RXN	VSS	FDI_RXN	Vss	FDI_RXN 6	V 55	FDI_RXN 7	VSS	Reserved	Vss	Reserved	V55	Reserved	VSS	Reserved	V55	Reserved	i AV
ΑV		Vss		Vss		Vss		Vss	FDI_RXN	Vss	FDI_RXP	Vss	FDI_RXN	Vss		Vss		Vss		Vss		Reserved		Reserved	<u> </u>	A۷
AU AT	PETn2	Vss	TP1	Vss	TP2	Vss	TP3	Vss	0	Vss	3	Vss	5	Vss	VSS	Vss	Reserved	Vss	Reserved	Vss	Reserved	Reserved	NV_ALE	Vss	NV_CLE	AL
AR	PETp2		VccVRM		VccVRM		VccVRM		FDI_RXP 0		FDI_RXN 3		FDI_RXP 5		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved	AR
AP		Vss		VccVRM		Vss		DMIRXTE RM		FDIRXTE RM		Vss		Vss		Vss		Vss		Vss		CLKIN_B CLK_N		CLKIN_B CLK_P		AP
AN															Reserved		Reserved		SPI_MOS		SPI_MIS		DP_N /		DP_P /	AN
															i keserveu		110301100		_		0		CLKOUT_ BCLK1_N		CLKOUT_ BCLK1_P	5
AM AL	VccIO	VccIO		VccIO	VccIO		VccIO	VccIO		VccIO		Vss		Vss	Reserved	Vss	SPI_CS1	Vss	SPI_CS0	Vss	SPI_CLK	Vss	CLKOUT_	Vss	CLKOUT_	AN AL
																	#		#			CLKOUT_	DMI_N	CLKOUT_	DMI_P	1
AK	Vss	VccIO		Vss	VccIO		V_CPU_I O	V_CPU_I O		Vss		Vss		Vss		Vss		Vss		Vss		BCLK0_P / CLKOUT_		BCLK0_N / CLKOUT_	1	AK
																			SATAORX		SATA0RX	PCIE8P		PCIE8N	VCCSATA	
AJ							VccPNAN	VccPNAN							Vcc3_3		TP8		N		P		Vss		PLL	` AJ
АН	Vss	Vss		Vcc_DMI	Vss		D	D		VccE3_3		VccE3_3		VSS		Vss		Vss	CLKIN_S	VSS	CLKIN_S	Vss		Vss	<del> </del>	AF
AG															SATA0TX N		SATA0TX P		ATA_P / CKSSCD		ATA_N / CKSSCD		SATA1TX N		SATA1TX P	AG
AF	VccCore	VccCore		VccLAN	VccLAN	-	VccPNAN	VccPNAN		VccE3_3	-	VccME3_		SATAICO	-	SATAICO		Vss	_P	Vss	_N	Vss		Vss	<del></del>	AF
AE	VCCCOIE	vcccore		VCCEAIN	VCCLAIN		D	D		VULES_3		3		MPI	SATA2RX	MPO	SATA2RX	V55	SATA2TX	VSS	SATA2TX	VSS	SATA1RX	V 55	SATA1RX	AF
AD	VccCore	VccCore		Vss	Vss		VccIO	Vss		VccIO		VccIO		Vss	N	VSS	P	Vss	N	Vss	P	Vss	P	Vss	N	AE
AC	VccCore	VccCore		Vss	Vss		VccIO	VccIO		VccIO		VccIO			SATA3RX P		SATA3RX N		SATA3TX P		SATA3TX N		SATA4RX N		SATA4RX P	AC
AB AA	VccCore	VccCore		Vss	Vss		VccIO	VccIO		VccIO		VccIO		Vss	SATA5RX	Vss	SATA5RX P	Vss	SATA5TX P	Vss	SATA5TX	Vss	SATA4TX	Vss	SATA4TX P	AA
Υ	VSS	VccCore		VccCore	Vss		Vcc3_3	Vcc3_3		Vss		Vss		Vss	N SATA5GP	Vss	Р	Vss	Р	Vss	N	Vss	N	Vss		Υ
w															/ GPIO49		SATA4GP		SERIRQ		BMBUSY		SDATAO UT1 /		CLKRUN #/	w
**															TMP_ALE RT#		/ GPIO16		SERING		# / GPIO0		GPIO48		GPIO32	"
v	Vss	VccIO		VccIO	VccIO		Vss	Vss		DcpSusB yp		DcpSusB yp		Vss	101111	A20GATE		Vss		Vss		SATA2GP / GPIO36		SATA1GP / GPIO19		v
U										,,		,			CL_CLK1		TP23		SATALED #		SCLOCK/ GPIO22		RCIN#		SPKR	U
т	VccSus3_ 3	VccIO		Vss	VccIO		VccIO	VccIO		Vss		Vss		Vss		CL_DATA 1		Vss		Vss		SATA0GP / GPIO21		Vss		т
R															PCIECLK RQ1#/		PEG_A_C LKRQ#/		PWRBTN #		GPIO35		SLOAD / GPIO38		SDATAO UT0 /	R
Р	VccSus3_	VccSus3_		VccSus3_	Vss		VccSus3_	VccSus3_		VccSus3_		VccSus3_		Vss	GPIO18	CL_RST1	GPIO47	VSS		Vss		SYS_RES	011000	INIT3_3V	GPIO39	P
	3	3		3			3	3		3		3				#	OVO DIM		ACPRES		STP_PCI	ET#	SUS_PW	#	PCIECLK	
N															DcpSST		SYS_PW ROK		ENT / GPIO31		# / GPIO34		R_DN_A CK / GPIO30		RQ2# / GPIO20	N
м		Vss		Vss		Vss		Vss		Vss		Vss		Vss		MEPWRO K		Vss		Vss		SATA3GP / GPIO37	GFIU3U	Vss	i	м
L	USBP9N		USBP6P		Vss		USBP1P		TP10		DcpRTC		SUSCLK/ GPIO62		SMBCLK	_ ``	SLP_M#		PME#		JTAG_TDI	2.1007	GPIO27		GPIO28	L
к		Vss		Vss		Vss		Vss		Vss		Vss		Vss		RI#		Vss		Vss		PCIECLK RQ0#/		SUS_STA T#/		к
				-	V5REF_S	-					SRTCRS	-			SMBALE	-	SMLODAT		PCIECLK		JTAG_TC	GPIO73	JTAG_TM	GPIO61	<del></del>	-
J	USBP9P		USBP6N		US US		USBP1N		TP9		T#		TP17		RT# / GPIO11		A		RQ6# / GPIO45		K K		S S		TRST#	J
н		Vss		Vss		Vss		Vss		Vss		Vss		Vss		Vss		SLP_S5# / GPIO63		Vss		PCIECLK RQ7#/		Vss		н
	HODE:==		HODO		110000		HODE		CLKIN_D		INTRUDE		OC2# /		TDO		OPIOS		ODICO		OPVO	GPIO46	PCIECLK		JTAG_TD	,
G	USBP13P		USBP7N		USBP4N		USBP3N		OT_96N		R#		GPIO41		TP24		GPIO8		GPIO24	LAN PHY	GPIO15		RQ5# / GPIO44		o_	G
F		Vss		Vss		Vss		Vss		Vss		Vss		Vss		Vss		Vss		_PWR_C TRL/		SLP_S3#		PCIRST#	ł	F
																	SML0ALE		SML1ALE	GPIO12	SLP_LAN				L	1
E	USBP13N		USBP7P		USBP4P		USBP3P		CLKIN_D OT_96P		OC1# / GPIO40		VccRTC		INTVRME N		RT# / GPIO60		RT# / GPIO74		# / GPIO29		Vss		Vss_NCT F	E
D		USBP10N		Vss		USBP2P		Vss		PWROK		RSMRST		OC7# /		OC6# /	5. 7000	PCIECLK RQ3#/	5074	DRAMPW	0. 1029	PLTRST#		SLP_S4#		D
-									00=::		0000	#		GPIO14	1 4 5 1 5 2 -	GPIO10	0000	GPIO25		ROK	BATLOW		PCIECLK	0-#	V	Ţ
С	USBP11N		USBP8N		USBP5N		USBP0P		OC5# / GPIO9		OC3# / GPIO42		RTCX2		LAN_RST #		OC0# / GPIO59		WAKE#		# / GPIO72		RQ4# / GPIO26		Vss_NCT F	С
В		USBP10P		Vss		USBP2N		Vss		RTCRST#		Vss		SML1CLK / GPIO58		Vss		SML0CLK		Vss			Vss	Vss_NCT F		В
А	USBP11P		USBP8P		USBP5P		USBP0N		SML1DAT A /		OC4# / GPIO43		RTCX1		SMBDAT A		PEG_B_C LKRQ#/		GPIO57		Vss_NCT F		Vss_NCT F			А
	25	24	23	22	21	20	19	18	GPIO75 17	16	15	14	13	12	11	10	GPIO56	8	7	6	5	4	3	2	<u> </u>	J



Table 6-62. PCH Ballout by Signal name (Mobile SFF Only)

PCH SFF Ball Name	Ball #
A20GATE	V10
ACPRESENT / GPIO31	N7
AD0	B40
AD1	G47
AD2	E39
AD3	G39
AD4	C39
AD5	C45
AD6	J35
AD7	C35
AD8	A41
AD9	J39
AD10	A47
AD11	D36
AD12	L51
AD13	L49
AD14	K48
AD15	J51
AD16	L47
AD17	C47
AD18	J49
AD19	C37
AD20	A39
AD21	G51
AD22	L45
AD23	E45
AD24	L43
AD25	G35
AD26	E49
AD27	E43
AD28	G45
AD29	C43
AD30	L41
AD31	G41
BATLOW# / GPIO72	C5
C/BE0#	J47
C/BE1#	D46
C/BE2#	J41

e (Mobile SFF Only	/)
PCH SFF Ball Name	Ball #
C/BE3#	F48
CL_CLK1	U11
CL_DATA1	T10
CL_RST1#	P10
CLKIN_BCLK_N	AP4
CLKIN_BCLK_P	AP2
CLKIN_DMI_N	BA23
CLKIN_DMI_P	AW23
CLKIN_DOT_96N	G17
CLKIN_DOT_96P	E17
CLKIN_PCILOOPBA CK	A43
CLKIN_SATA_N / CKSSCD_N	AG5
CLKIN_SATA_P / CKSSCD_P	AG7
CLKOUT_BCLK0_N / CLKOUT_PCIE8N	AK2
CLKOUT_BCLK0_P / CLKOUT_PCIE8P	AK4
CLKOUT_DMI_N	AL3
CLKOUT_DMI_P	AL1
CLKOUT_DP_N / CLKOUT_BCLK1_N	AN3
CLKOUT_DP_P / CLKOUT_BCLK1_P	AN1
CLKOUT_PCI0	N43
CLKOUT_PCI1	R45
CLKOUT_PCI2	R51
CLKOUT_PCI3	N49
CLKOUT_PCI4	R49
CLKOUT_PCIE0N	AM48
CLKOUT_PCIE0P	AM50
CLKOUT_PCIE1N	AW49
CLKOUT_PCIE1P	AW51
CLKOUT_PCIE2N	AT48
CLKOUT_PCIE2P	AT50
CLKOUT_PCIE3N	AU49
CLKOUT_PCIE3P	AU51
CLKOUT_PCIE4N	AR49
CLKOUT_PCIE4P	AR51
CLKOUT_PCIE5N	AL49

PCH SFF Ball Name	Ball #
CLKOUT_PCIE5P	AL51
CLKOUT_PCIE6N	AN49
CLKOUT_PCIE6P	AN51
CLKOUT_PCIE7N	AJ49
CLKOUT_PCIE7P	AJ51
CLKOUT_PEG_A_N	AG49
CLKOUT_PEG_A_P	AG51
CLKOUT_PEG_B_N	AH48
CLKOUT_PEG_B_P	AH50
CLKOUTFLEX0 / GPIO64	N51
CLKOUTFLEX1 / GPIO65	R41
CLKOUTFLEX2 / GPIO66	R43
CLKOUTFLEX3 / GPIO67	N45
CLKRUN# / GPIO32	W1
CRT_BLUE	AA47
CRT_DDC_CLK	AA49
CRT_DDC_DATA	AC51
CRT_GREEN	AA45
CRT_HSYNC	W47
CRT_IRTN	AC43
CRT_RED	AA43
CRT_VSYNC	W45
DAC_IREF	W43
DcpRTC	L15
DcpSST	N11
DcpSus	T18
DcpSus	T19
DcpSusByp	V14
DcpSusByp	V16
DDPB_0N	BC47
DDPB_0P	BE47
DDPB_1N	BB44
DDPB_1P	BD44
DDPB_2N	BC45
DDPB_2P	BE45
DDPB_3N	BC43
DDPB_3P	BE43



PCH SFF Ball Name	Ball #
DDPB_AUXN	BA41
DDPB_AUXP	AW41
DDPB_HPD	BD36
DDPC_0N	BB40
DDPC_0P	BD40
DDPC_1N	BC41
DDPC_1P	BE41
DDPC_2N	AW37
DDPC_2P	BA37
DDPC_3N	BA35
DDPC_3P	AW35
DDPC_AUXN	BA43
DDPC_AUXP	AW43
DDPC_CTRLCLK	U47
DDPC_CTRLDATA	U45
DDPC_HPD	BB36
DDPD_0N	BC37
DDPD_0P	BE37
DDPD_1N	BE39
DDPD_1P	BC39
DDPD_2N	BC35
DDPD_2P	BE35
DDPD_3N	AW33
DDPD_3P	BA33
DDPD_AUXN	AY44
DDPD_AUXP	BA45
DDPD_CTRLCLK	AC49
DDPD_CTRLDATA	AA51
DDPD_HPD	AU37
DEVSEL#	D48
DMI_IRCOMP	AW21
DMI_ZCOMP	BA21
DMI0RXN	BC21
DMI0RXP	BE21
DMI0TXN	BA19
DMI0TXP	AW19
DMI1RXN	BE19
DMI1RXP	BC19
DMI1TXN	BC23
DMI1TXP	BE23
DMI2RXN	BC17

PCH SFF Ball Name	Ball #
DMI2RXP	BE17
DMI2TXN	BD20
DMI2TXP	BB20
DMI3RXN	AW17
DMI3RXP	BA17
DMI3TXN	BE15
DMI3TXP	BC15
DRAMPWROK	D6
FDI_FSYNC0	BB8
FDI_FSYNC1	BC9
FDI_INT	BE11
FDI_LSYNC0	BE9
FDI_LSYNC1	BC11
FDI_RXN0	AU17
FDI_RXN1	AW15
FDI_RXN2	BB12
FDI_RXN3	AR15
FDI_RXN4	BC13
FDI_RXN5	AU13
FDI_RXN6	AW13
FDI_RXN7	AW11
FDI_RXP0	AR17
FDI_RXP1	BA15
FDI_RXP2	BD12
FDI_RXP3	AU15
FDI_RXP4	BE13
FDI_RXP5	AR13
FDI_RXP6	BA13
FDI_RXP7	BA11
FRAME#	G43
FWH0 / LAD0	E31
FWH1 / LAD1	D32
FWH2 / LAD2	C31
FWH3 / LAD3	B32
FWH4 / LFRAME#	G33
GNT0#	H50
GNT1# / GPIO51	H48
GNT2# / GPIO53	C41
GNT3# / GPIO55	J45
GPIO0	W5
GPIO1	E37
ı	

PCH SFF Ball Name	Ball #
GPIO6	A35
GPIO7	E35
GPIO8	G9
GPIO15	G5
GPIO17	C33
GPIO24	G7
GPIO27	L3
GPIO28 L1	
GPIO35	R5
GPIO57	A7
HDA_BCLK	E27
HDA_DOCK_EN# / GPIO33	E33
HDA_DOCK_RST# / GPIO13	A33
HDA_RST#	C29
HDA_SDIN0	B28
HDA_SDIN1	J29
HDA_SDIN2	A29
HDA_SDIN3	D28
HDA_SDO	G29
HDA_SYNC	E29
INIT3_3V#	P2
INTRUDER#	G15
INTVRMEN	E11
IRDY#	A37
JTAG_TCK	J5
JTAG_TDI	L5
JTAG_TDO	G1
JTAG_TMS	J3
L_BKLTCTL	U49
L_BKLTEN	W49
L_CTRL_CLK	T48
L_CTRL_DATA	T50
L_DDC_CLK	U43
L_DDC_DATA	W51
L_VDD_EN	U51
LAN_PHY_PWR_CTR L / GPIO12	F6
LAN_RST#	C11
LDRQ0#	A31
LDRQ1# / GPIO23	G31



Name		
LVD_VBG AE41  LVD_VREFH AG43  LVD_VREFL AG41  LVDSA_CLK AP46  LVDSA_CLK# AP44  LVDSA_DATA#0 AR41  LVDSA_DATA#1 AV44  LVDSA_DATA#1 AV44  LVDSA_DATA#3 AT46  LVDSA_DATA0 AR43  LVDSA_DATA1 AV46  LVDSA_DATA1 AV46  LVDSA_DATA1 AV46  LVDSA_DATA2 AN41  LVDSA_DATA2 AN41  LVDSA_DATA3 AT44  LVDSB_CLK AH44  LVDSB_CLK AH44  LVDSB_CLK# AH46  LVDSB_DATA#0 AL41  LVDSB_DATA#1 AK44  LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#1 AK46  LVDSB_DATA0 AL43  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0#/GPIO59 C9  OC1#/GPIO40 E15  OC2#/GPIO41 G13  OC3#/GPIO42 C15  OC4#/GPIO43 A15  OC5#/GPIO10 D10  OC7#/GPIO14 D12		Ball #
LVD_VREFH AG43 LVD_VREFL AG41 LVDSA_CLK AP46 LVDSA_CLK# AP44 LVDSA_DATA#0 AR41 LVDSA_DATA#1 AV44 LVDSA_DATA#1 AV44 LVDSA_DATA#3 AT46 LVDSA_DATA#3 AT46 LVDSA_DATA0 AR43 LVDSA_DATA1 AV46 LVDSA_DATA1 AV46 LVDSA_DATA1 AV46 LVDSA_DATA2 AN41 LVDSA_DATA3 AT44 LVDSB_CLK AH44 LVDSB_CLK AH44 LVDSB_CLK# AH46 LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK46 LVDSB_DATA#1 AK46 LVDSB_DATA0 AL43 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NV_ALE AU3 NV_CLE AU1 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO10 D10	LVD_IBG	AE43
LVD_VREFL AG41  LVDSA_CLK AP46  LVDSA_CLK# AP44  LVDSA_DATA#0 AR41  LVDSA_DATA#1 AV44  LVDSA_DATA#2 AN43  LVDSA_DATA#3 AT46  LVDSA_DATA0 AR43  LVDSA_DATA1 AV46  LVDSA_DATA1 AV46  LVDSA_DATA2 AN41  LVDSA_DATA2 AN41  LVDSB_CLK AH44  LVDSB_CLK AH44  LVDSB_CLK# AH46  LVDSB_DATA#0 AL41  LVDSB_DATA#1 AK44  LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#1 AK44  LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#3 AJ43  LVDSB_DATA#1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO10 D10	LVD_VBG	AE41
LVDSA_CLK AP46 LVDSA_CLK# AP44 LVDSA_DATA#0 AR41 LVDSA_DATA#1 AV44 LVDSA_DATA#1 AV44 LVDSA_DATA#2 AN43 LVDSA_DATA#3 AT46 LVDSA_DATA0 AR43 LVDSA_DATA1 AV46 LVDSA_DATA1 AV46 LVDSA_DATA2 AN41 LVDSA_DATA2 AN41 LVDSB_CLK AH44 LVDSB_CLK AH44 LVDSB_CLK# AH46 LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#2 AM46 LVDSB_DATA#1 AK44 LVDSB_DATA#2 AM46 LVDSB_DATA#2 AM46 LVDSB_DATA#3 AJ43 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_6 PIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	LVD_VREFH	AG43
LVDSA_CLK# AP44 LVDSA_DATA#0 AR41 LVDSA_DATA#1 AV44 LVDSA_DATA#1 AV44 LVDSA_DATA#2 AN43 LVDSA_DATA#3 AT46 LVDSA_DATA0 AR43 LVDSA_DATA1 AV46 LVDSA_DATA1 AV46 LVDSA_DATA2 AN41 LVDSA_DATA3 AT44 LVDSB_CLK AH44 LVDSB_CLK AH46 LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK46 LVDSB_DATA#1 AK46 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NV_ALE AU3 NV_CLE AU1 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	LVD_VREFL	AG41
LVDSA_DATA#0 AR41 LVDSA_DATA#1 AV44 LVDSA_DATA#1 AV44 LVDSA_DATA#2 AN43 LVDSA_DATA0 AR43 LVDSA_DATA0 AR43 LVDSA_DATA1 AV46 LVDSA_DATA1 AV46 LVDSA_DATA2 AN41 LVDSA_DATA3 AT44 LVDSB_CLK AH44 LVDSB_CLK AH46 LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK44 LVDSB_DATA#2 AM46 LVDSB_DATA#2 AM46 LVDSB_DATA#3 AJ43 LVDSB_DATA#1 AK46 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NC_4 U41 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	LVDSA_CLK	AP46
LVDSA_DATA#1 AV44 LVDSA_DATA#2 AN43 LVDSA_DATA#3 AT46 LVDSA_DATA0 AR43 LVDSA_DATA1 AV46 LVDSA_DATA1 AV46 LVDSA_DATA2 AN41 LVDSA_DATA3 AT44 LVDSB_CLK AH44 LVDSB_CLK AH46 LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#2 AM46 LVDSB_DATA#2 AM46 LVDSB_DATA#3 AJ43 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NV_ALE AU3 NV_CLE AU1 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO40 D10 OC7# / GPIO10 D10 OC7# / GPIO14 D12	LVDSA_CLK#	AP44
LVDSA_DATA#2 AN43 LVDSA_DATA#3 AT46 LVDSA_DATA0 AR43 LVDSA_DATA1 AV46 LVDSA_DATA1 AV46 LVDSA_DATA2 AN41 LVDSA_DATA3 AT44 LVDSB_CLK AH44 LVDSB_CLK AH46 LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#1 AK44 LVDSB_DATA#3 AJ43 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NV_ALE AU3 NV_CLE AU1 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	LVDSA_DATA#0	AR41
LVDSA_DATA#3 AT46  LVDSA_DATA0 AR43  LVDSA_DATA1 AV46  LVDSA_DATA1 AV46  LVDSA_DATA2 AN41  LVDSA_DATA3 AT44  LVDSB_CLK AH44  LVDSB_CLK# AH46  LVDSB_DATA#0 AL41  LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#2 AM46  LVDSB_DATA#3 AJ43  LVDSB_DATA0 AL43  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSA_DATA#1	AV44
LVDSA_DATA0 AR43 LVDSA_DATA1 AV46 LVDSA_DATA1 AV46 LVDSA_DATA2 AN41 LVDSB_CLK AH44 LVDSB_CLK AH44 LVDSB_CLK# AH46 LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#2 AM46 LVDSB_DATA#2 AM46 LVDSB_DATA#2 AM46 LVDSB_DATA#3 AJ43 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NC_4 U41 NC_5 N41 NV_ALE AU3 NV_CLE AU1 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	LVDSA_DATA#2	AN43
LVDSA_DATA1 AV46 LVDSA_DATA2 AN41 LVDSA_DATA3 AT44 LVDSB_CLK AH44 LVDSB_CLK# AH46 LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#2 AM46 LVDSB_DATA#3 AJ43 LVDSB_DATA#3 AJ43 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NV_ALE AU3 NV_CLE AU1 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO10 D10	LVDSA_DATA#3	AT46
LVDSA_DATA2	LVDSA_DATA0	AR43
LVDSA_DATA3 AT44  LVDSB_CLK AH44  LVDSB_CLK# AH46  LVDSB_DATA#0 AL41  LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#3 AJ43  LVDSB_DATA0 AL43  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSA_DATA1	AV46
LVDSB_CLK AH44  LVDSB_CLK# AH46  LVDSB_DATA#0 AL41  LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#3 AJ43  LVDSB_DATA0 AL43  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSA_DATA2	AN41
LVDSB_CLK# AH46  LVDSB_DATA#0 AL41  LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#3 AJ43  LVDSB_DATA0 AL43  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSA_DATA3	AT44
LVDSB_DATA#0 AL41 LVDSB_DATA#1 AK44 LVDSB_DATA#2 AM46 LVDSB_DATA#3 AJ43 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NV_ALE AU3 NV_CLE AU1 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	LVDSB_CLK	AH44
LVDSB_DATA#1 AK44  LVDSB_DATA#2 AM46  LVDSB_DATA#3 AJ43  LVDSB_DATA0 AL43  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSB_CLK#	AH46
LVDSB_DATA#2 AM46  LVDSB_DATA#3 AJ43  LVDSB_DATA0 AL43  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSB_DATA#0	AL41
LVDSB_DATA#3 AJ43 LVDSB_DATA0 AL43 LVDSB_DATA1 AK46 LVDSB_DATA1 AK46 LVDSB_DATA2 AM44 LVDSB_DATA3 AJ41 MEPWROK M10 NC_1 W41 NC_2 AC41 NC_3 AA41 NC_4 U41 NC_5 N41 NV_ALE AU3 NV_CLE AU1 OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	LVDSB_DATA#1	AK44
LVDSB_DATA0 AL43  LVDSB_DATA1 AK46  LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSB_DATA#2	AM46
LVDSB_DATA1 AK46  LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSB_DATA#3	AJ43
LVDSB_DATA2 AM44  LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSB_DATA0	AL43
LVDSB_DATA3 AJ41  MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSB_DATA1	AK46
MEPWROK M10  NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSB_DATA2	AM44
NC_1 W41  NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	LVDSB_DATA3	AJ41
NC_2 AC41  NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	MEPWROK	M10
NC_3 AA41  NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	NC_1	W41
NC_4 U41  NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	NC_2	AC41
NC_5 N41  NV_ALE AU3  NV_CLE AU1  OC0# / GPIO59 C9  OC1# / GPIO40 E15  OC2# / GPIO41 G13  OC3# / GPIO42 C15  OC4# / GPIO43 A15  OC5# / GPIO9 C17  OC6# / GPIO10 D10  OC7# / GPIO14 D12	NC_3	AA41
NV_ALE       AU3         NV_CLE       AU1         OC0# / GPIO59       C9         OC1# / GPIO40       E15         OC2# / GPIO41       G13         OC3# / GPIO42       C15         OC4# / GPIO43       A15         OC5# / GPIO9       C17         OC6# / GPIO10       D10         OC7# / GPIO14       D12		U41
NV_CLE       AU1         OC0# / GPIO59       C9         OC1# / GPIO40       E15         OC2# / GPIO41       G13         OC3# / GPIO42       C15         OC4# / GPIO43       A15         OC5# / GPIO9       C17         OC6# / GPIO10       D10         OC7# / GPIO14       D12	NC_5	N41
OC0# / GPIO59 C9 OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	NV_ALE	AU3
OC1# / GPIO40 E15 OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	NV_CLE	AU1
OC2# / GPIO41 G13 OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	OC0# / GPIO59	C9
OC3# / GPIO42 C15 OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	OC1# / GPIO40	E15
OC4# / GPIO43 A15 OC5# / GPIO9 C17 OC6# / GPIO10 D10 OC7# / GPIO14 D12	OC2# / GPIO41	G13
OC5# / GPIO9       C17         OC6# / GPIO10       D10         OC7# / GPIO14       D12	OC3# / GPIO42	C15
OC6# / GPIO10 D10 OC7# / GPIO14 D12	OC4# / GPIO43	A15
OC7# / GPIO14 D12	OC5# / GPIO9	C17
	OC6# / GPIO10	D10
PAR E47	OC7# / GPIO14	D12
	PAR	E47

PCH SFF Ball Name	Ball #
PCIECLKRQ0# / GPIO73	K4
PCIECLKRQ1# / GPIO18	R11
PCIECLKRQ2# / GPIO20	N1
PCIECLKRQ3# / GPIO25	D8
PCIECLKRQ4# / GPIO26	C3
PCIECLKRQ5# / GPIO44	G3
PCIECLKRQ6# / GPIO45	J7
PCIECLKRQ7# / GPIO46	H4
PCIRST#	F2
PECI	BC7
PEG_A_CLKRQ# / GPIO47	R9
PEG_B_CLKRQ# / GPIO56	A9
PERn1	BA25
PERn2	BE27
PERn3	AW27
PERn4	BD28
PERn5	AW29
PERn6	AU33
PERn7	BE31
PERn8	BD32
PERp1	AW25
PERp2	BC27
PERp3	BA27
PERp4	BB28
PERp5	BA29
PERp6	AR33
PERp7	BC31
PERp8	BB32
PERR#	J43
PETn1	BC25
PETn2	AU25
PETn3	AU27
PETn4	AU29
PETn5	BE29

PCH SFF Ball Name	Ball #
PETn6	BA31
PETn7	AR31
PETn8	BE33
PETp1	BE25
PETp2	AR25
PETp3	AR27
PETp4	AR29
PETp5	BC29
PETp6	AW31
PETp7	AU31
PETp8	BC33
PIRQA#	B36
PIRQB#	L37
PIRQC#	G49
PIRQD#	B44
PIRQE# / GPIO2	D50
PIRQF# / GPIO3	M48
PIRQG# / GPIO4	D44
PIRQH# / GPIO5	A45
PLOCK#	D40
PLTRST#	D4
PME#	L7
PMSYNCH	BD8
PROCPWRGD	BE7
PWRBTN#	R7
PWROK	D16
RCIN#	U3
REFCLK14IN	R47
REQ0#	L39
REQ1# / GPIO50	E41
REQ2# / GPIO52	L35
REQ3# / GPIO54	M50
Reserved	AU7
Reserved	AW3
Reserved	AL11
Reserved	BA7
Reserved	AT4
Reserved	BA3
Reserved	AN9
Reserved	AN11
Reserved	AW7



PCH SFF Ball Name	Ball #
Reserved	BB2
Reserved	BB4
Reserved	AW9
Reserved	BA9
Reserved	BC5
Reserved	AR7
Reserved	AR5
Reserved	AR1
Reserved	AR9
Reserved	AR11
Reserved	AU5
Reserved	AU9
Reserved	AW5
Reserved	AV2
Reserved	BA1
Reserved	AV4
Reserved	AW1
Reserved	AR3
Reserved	BA5
RI#	K10
RSMRST#	D14
RTCRST#	B16
RTCX1	A13
RTCX2	C13
SATA0GP / GPIO21	T4
SATA0RXN	AJ7
SATA0RXP	AJ5
SATA0TXN	AG11
SATA0TXP	AG9
SATA1GP / GPIO19	V2
SATA1RXN	AE1
SATA1RXP	AE3
SATA1TXN	AG3
SATA1TXP	AG1
SATA2GP / GPIO36	V4
SATA2RXN	AE11
SATA2RXP	AE9
SATA2TXN	AE7
SATA2TXP	AE5
SATA3GP / GPIO37	M4
SATA3RXN	AC9

PCH SFF Ball Name	Ball #
SATA3RXP	AC11
SATA3TXN	AC5
SATA3TXP	AC7
SATA4GP / GPIO16	W9
SATA4RXN	AC3
SATA4RXP	AC1
SATA4TXN	AA3
SATA4TXP	AA1
SATA5GP / GPIO49	W11
SATA5RXN	AA11
SATA5RXP	AA9
SATA5TXN	AA5
SATA5TXP	AA7
SATAICOMPI	AF12
SATAICOMPO	AF10
SATALED#	U7
SCLOCK / GPIO22	U5
SDATAOUTO / GPIO39	R1
SDATAOUT1 / GPIO48	W3
SDVO_CTRLCLK	Y50
SDVO_CTRLDATA	Y48
SDVO_INTN	BA39
SDVO_INTP	AW39
SDVO_STALLN	AU35
SDVO_STALLP	AR35
SDVO_TVCLKINN	AU39
SDVO_TVCLKINP	AR39
SERIRQ	W7
SERR#	E51
SLOAD / GPIO38	R3
SLP_LAN# / GPIO29	E5
SLP M#	L9
SLP_S3#	F4
SLP S4#	D2
SLP_S5# / GPIO63	H8
SMBALERT# /	
GPIO11	J11
SMBCLK	L11
SMBDATA	A11

PCH SFF Ball Name	Ball #
SML0ALERT# / GPIO60	E9
SML0CLK	B8
SML0DATA	J9
SML1ALERT# / GPIO74	E7
SML1CLK / GPIO58	B12
SML1DATA / GPIO75	A17
SPI_CLK	AL5
SPI_CS0#	AL7
SPI_CS1#	AL9
SPI_MISO	AN5
SPI_MOSI	AN7
SPKR	U1
SRTCRST#	J15
STOP#	G37
STP_PCI# / GPIO34	N5
SUS_PWR_DN_ACK / GPIO30	N3
SUS_STAT# / GPIO61	K2
SUSCLK / GPIO62	L13
SYS_PWROK	N9
SYS_RESET#	P4
THRMTRIP#	BE5
TP1	AU23
TP2	AU21
TP3	AU19
TP4	BA51
TP5	BA49
TP6	AY50
TP7	AY48
TP8	АЈ9
TP9	J17
TP10	L17
TP12	AE47
TP13	AE45
TP14	L29
TP15	J31
TP16	L31
TP17	L33



DOLL OFF D. II	
PCH SFF Ball Name	Ball #
TP18	J13
TP23	U9
TP24	G11
TRDY#	J37
TRST#	J1
USBP0N	A19
USBP0P	C19
USBP1N	J19
USBP1P	L19
USBP2N	B20
USBP2P	D20
USBP3N	G19
USBP3P	E19
USBP4N	G21
USBP4P	E21
USBP5N	C21
USBP5P	A21
USBP6N	J23
USBP6P	L23
USBP7N	G23
USBP7P	E23
USBP8N	C23
USBP8P	A23
USBP9N	L25
USBP9P	J25
USBP10N	D24
USBP10P	B24
USBP11N	C25
USBP11P	A25
USBP12N	J27
USBP12P	G27
USBP13N	E25
USBP13P	G25
USBRBIAS	A27
USBRBIAS#	C27
V_CPU_IO	AK18
V_CPU_IO	AK19
V5REF	J33
V5REF_Sus	J21
Vcc3_3	AB33
Vcc3_3	AB34

PCH SFF Ball Name	Ball #
Vcc3_3	AB36
Vcc3_3	AB38
Vcc3_3	Y36
Vcc3_3	Y38
Vcc3_3	AM38
Vcc3_3	AJ11
Vcc3_3	Y18
Vcc3_3	Y19
Vcc3_3	P30
Vcc3_3	P31
Vcc3_3	P33
Vcc3_3	P34
Vcc3_3	P36
Vcc3_3	P38
VccAClk	AE51
VccADAC	AC45
VccADPLLA	AM34
VccADPLLB	AM33
VccALVDS	AD38
VccAPLLEXP	AM27
VccCore	AB24
VccCore	AB25
VccCore	AC24
VccCore	AC25
VccCore	AD24
VccCore	AD25
VccCore	AF24
VccCore	AF25
VccCore	AF27
VccCore	AF28
VccCore	AH27
VccCore	AH28
VccCore	AH30
VccCore	AH31
VccCore	Y22
VccCore	Y24
VccDMI	AH22
VCCFDIPLL	BD16
VccIO	AK27
VccIO	AK28
VccIO	AM19
L	

PCH SFF Ball Name	Ball #
VccIO	AM21
VccIO	AM22
VccIO	AM24
VccIO	AM25
VccIO	AM16
VccIO	AM18
VccIO	T21
VccIO	AD19
VccIO	AF33
VccIO	AF34
VccIO	AD16
VccIO	AK24
VccIO	AK21
VccIO	AB14
VccIO	AB16
VccIO	AB18
VccIO	AB19
VccIO	AC14
VccIO	AC16
VccIO	AC18
VccIO	AC19
VccIO	AD14
VccIO	AD33
VccIO	AD34
VccIO	T24
VccIO	V21
VccIO	V22
VccIO	V24
VccLAN	AF21
VccLAN	AF22
VccME	AB30
VccME	AB31
VccME	AC30
VccME	AC31
VccME	AD30
VccME	AD31
VccME	V34
VccME	T34
VccME	T36
VccME	V36
VccME	V27



PCH SFF Ball Name	Ball #
VccME	V28
VccME	V30
VccME	Y27
VccME	Y28
VccME	Y30
VccME3_3	AF14
VccME3_3	AF16
VccME3_3	AH14
VccME3_3	AH16
VccPNAND	AF18
VccPNAND	AF19
VccPNAND	AH18
VccPNAND	AH19
VccRTC	E13
VCCSATAPLL	AJ1
VccSus3_3	T25
VccSus3_3	P14
VccSus3_3	P16
VccSus3_3	P18
VccSus3_3	P19
VccSus3_3	P22
VccSus3_3	P24
VccSus3_3	P25
VccSus3_3	P27
VccSusHDA	L27
VccTX_LVDS	AF36
VccTX_LVDS	AF38
VccTX_LVDS	AH36
VccTX_LVDS	AH38
VccVRM	AR21
VccVRM	AP22
VccVRM	AR19
VccVRM	AR23
Vss	AP18
Vss	AP16
Vss	AB10
Vss	AB12
Vss	AB2
Vss	AB21
Vss	AB22
Vss	AB27

PCH SFF Ball Name	Ball #
Vss	AB28
Vss	AB4
Vss	AB40
Vss	AB42
Vss	AB44
Vss	AB46
Vss	AB48
Vss	AB50
Vss	AB6
Vss	AB8
Vss	AC21
Vss	AC22
Vss	AC27
Vss	AC28
Vss	AC33
Vss	AC34
Vss	AC36
Vss	AC38
Vss	AD10
Vss	AD12
Vss	AD18
Vss	AD2
Vss	AD21
Vss	AD22
Vss	AD27
Vss	AD28
Vss	AD4
Vss	AD40
Vss	AD42
Vss	AD44
Vss	AD46
Vss	AD6
Vss	AD8
Vss	AF2
Vss	AF30
Vss	AF31
Vss	AF4
Vss	AF40
Vss	AF42
Vss	AF44
Vss	AF46

PCH SFF Ball Name	Ball #
Vss	AF48
Vss	AF50
Vss	AF6
Vss	AF8
Vss	AG45
Vss	AG47
Vss	AH10
Vss	AH2
Vss	AH21
Vss	AH24
Vss	AH25
Vss	AH33
Vss	AH34
Vss	AH4
Vss	AH40
Vss	AH42
Vss	AH6
Vss	AH8
Vss	AJ3
Vss	AJ45
Vss	AJ47
Vss	AK10
Vss	AK12
Vss	AK14
Vss	AK16
Vss	AK22
Vss	AK25
Vss	AK30
Vss	AK31
Vss	AK33
Vss	AK34
Vss	AK36
Vss	AK38
Vss	AK40
Vss	AK42
Vss	AK48
Vss	AK50
Vss	AK6
Vss	AK8
Vss	AL45
Vss	AL47
	1



PCH SFF Ball Name	Ball #
Vss	AM10
Vss	AM12
Vss	AM14
Vss	AM2
Vss	AM28
Vss	AM30
Vss	AM31
Vss	AM4
Vss	AM40
Vss	AM42
Vss	AM6
Vss	AM8
Vss	AN45
Vss	AN47
Vss	AP10
Vss	AP12
Vss	AP14
Vss	AP20
Vss	AP24
Vss	AP26
Vss	AP28
Vss	AP30
Vss	AP32
Vss	AP34
Vss	AP36
Vss	AP38
Vss	AP40
Vss	AP42
Vss	AP48
Vss	AP50
Vss	AP6
Vss	AP8
Vss	AR37
Vss	AR45
Vss	AR47
Vss	AT10
Vss	AT12
Vss	AT14
Vss	AT16
Vss	AT18
Vss	AT2

PCH SFF Ball Name	Ball #
Vss	AT20
Vss	AT22
Vss	AT24
Vss	AT26
Vss	AT28
Vss	AT30
Vss	AT32
Vss	AT34
Vss	AT36
Vss	AT38
Vss	AT40
Vss	AT42
Vss	AT6
Vss	AT8
Vss	AU41
Vss	AU43
Vss	AU45
Vss	AU47
Vss	AV10
Vss	AV12
Vss	AV14
Vss	AV16
Vss	AV18
Vss	AV20
Vss	AV22
Vss	AV24
Vss	AV26
Vss	AV28
Vss	AV30
Vss	AV32
Vss	AV34
Vss	AV36
Vss	AV38
Vss	AV40
Vss	AV42
Vss	AV48
Vss	AV50
Vss	AV6
Vss	AV8
Vss	AW45
Vss	AW47

PCH SFF Ball Name	Ball #
Vss	AY10
Vss	AY12
Vss	AY14
Vss	AY16
Vss	AY18
Vss	AY2
Vss	AY20
Vss	AY22
Vss	AY24
Vss	AY26
Vss	AY28
Vss	AY30
Vss	AY32
Vss	AY34
Vss	AY36
Vss	AY38
Vss	AY4
Vss	AY40
Vss	AY42
Vss	AY46
Vss	AY6
Vss	AY8
Vss	B10
Vss	B14
Vss	B18
Vss	B22
Vss	B26
Vss	В3
Vss	B30
Vss	B34
Vss	B38
Vss	B42
Vss	B46
Vss	B49
Vss	В6
Vss	BA47
Vss	BB10
Vss	BB14
Vss	BB16
Vss	BB18
Vss	BB22



PCH SFF Ball Name	Ball #
Vss	BB24
Vss	BB26
Vss	BB30
Vss	BB34
Vss	BB38
Vss	BB42
Vss	BB46
Vss	BB48
Vss	BB50
Vss	BB6
Vss	BC3
Vss	BC49
Vss	BD10
Vss	BD14
Vss	BD18
Vss	BD22
Vss	BD24
Vss	BD26
Vss	BD3
Vss	BD30
Vss	BD34
Vss	BD38
Vss	BD42
Vss	BD46
Vss	BD49
Vss	BD6
Vss	C49
Vss	D18
Vss	D22
Vss	D26
Vss	D30
Vss	D34
Vss	D38
Vss	D42
Vss	E3
Vss	F10
Vss	F12
Vss	F14
Vss	F16
Vss	F18
Vss	F20

PCH SFF Ball Name	Ball #
Vss	F22
Vss	F24
Vss	F26
Vss	F28
Vss	F30
Vss	F32
Vss	F34
Vss	F36
Vss	F38
Vss	F40
Vss	F42
Vss	F44
Vss	F46
Vss	F50
Vss	F8
Vss	H10
Vss	H12
Vss	H14
Vss	H16
Vss	H18
Vss	H2
Vss	H20
Vss	H22
Vss	H24
Vss	H26
Vss	H28
Vss	H30
Vss	H32
Vss	H34
Vss	H36
Vss	H38
Vss	H40
Vss	H42
Vss	H44
Vss	H46
Vss	H6
Vss	K12
Vss	K14
Vss	K16
Vss	K18
Vss	K20
L.	1

PCH SFF Ball Name	Ball #
Vss	K22
Vss	K24
Vss	K26
Vss	K28
Vss	K30
Vss	K32
Vss	K34
Vss	K36
Vss	K38
Vss	K40
Vss	K42
Vss	K44
Vss	K46
Vss	K50
Vss	K6
Vss	K8
Vss	L21
Vss	M12
Vss	M14
Vss	M16
Vss	M18
Vss	M2
Vss	M20
Vss	M22
Vss	M24
Vss	M26
Vss	M28
Vss	M30
Vss	M32
Vss	M34
Vss	M36
Vss	M38
Vss	M40
Vss	M42
Vss	M44
Vss	M46
Vss	M6
Vss	M8
Vss	N47
Vss	P12
Vss	P21



PCH SFF Ball Name	Ball #
Vss	P28
Vss	P40
Vss	P42
Vss	P44
Vss	P46
Vss	P48
Vss	P50
Vss	P6
Vss	P8
Vss	T12
Vss	T14
Vss	T16
Vss	T2
Vss	T22
Vss	T28
Vss	T30
Vss	T31
Vss	T33
Vss	T38
Vss	T40
Vss	T42
Vss	T44
Vss	T46
Vss	T6
Vss	T8
Vss	V12
Vss	V18
Vss	V19
Vss	V25
Vss	V31
Vss	V33
Vss	V38
Vss	V40
Vss	V42
Vss	V44
Vss	V46
Vss	V48
Vss	V50
Vss	V6
Vss	V8
Vss	Y10

PCH SFF Ball Name	Ball #
Vss	Y12
Vss	Y14
Vss	Y16
Vss	Y2
Vss	Y21
Vss	Y25
Vss	Y31
Vss	Y33
Vss	Y34
Vss	Y4
Vss	Y40
Vss	Y42
Vss	Y44
Vss	Y46
Vss	Y6
Vss	Y8
Vss	AU11
Vss	AM36
Vss	AH12
Vss	T27
Vss_NCTF	А3
Vss_NCTF	A49
Vss_NCTF	A5
Vss_NCTF	A50
Vss_NCTF	A51
Vss_NCTF	B2
Vss_NCTF	B50
Vss_NCTF	B51
Vss_NCTF	BC1
Vss_NCTF	BC51
Vss_NCTF	BD1
Vss_NCTF	BD2
Vss_NCTF	BD50
Vss_NCTF	BD51
Vss_NCTF	BE1
Vss_NCTF	BE2
Vss_NCTF	BE3
Vss_NCTF	BE49
Vss_NCTF	BE50
Vss_NCTF	BE51
Vss_NCTF	C1

PCH SFF Ball Name	Ball #
Vss_NCTF	C51
Vss_NCTF	E1
VssA_DAC	AC47
VssA_LVDS	AD36
WAKE#	C7
XCLK_RCOMP	AE49
XTAL25_IN	AD50
XTAL25_OUT	AD48

§ §





# 7 Package Information

### 7.1 PCH package (Desktop Only)

• FCBGA package

• Package size: 27mm x 27mm


Ball Count: 951Ball pitch: 0.7mm

The Desktop package information is shown in Figure 7-1.

**Note:** All dimensions, unless otherwise specified, are in millimeters.



Figure 7-1. PCH Desktop Package Drawing





### 7.2 PCH package (Mobile Only)

• FCBGA package

• Package size: 27mm x 25mm


Ball Count: 1071Ball pitch: 0.6mm

The PCH Mobile package information is shown in Figure 7-2.

**Note:** All dimensions, unless otherwise specified, are in millimeters.



Figure 7-2. PCH B-Step Mobile Package Drawing





### 7.3 PCH package (Mobile SFF Only)

• FCBGA package

• Package size: 22mm x 20mm


• Ball Count: 1045 Ball pitch: 0.593mm

The PCH SFF Mobile package information is shown in Figure 7-3.

**Note:** All dimensions, unless otherwise specified, are in millimeters.



Figure 7-3. PCH Mobile SFF Package Drawing



§§



### 8 Electrical Characteristics

This chapter contains the DC and AC characteristics for the PCH. AC timing diagrams are included

#### 8.1 Thermal Specifications

## 8.1.1 Desktop Storage Specifications and Thermal Design Power (TDP)

For desktop thermal information, see the Intel<sup>®</sup> 5 Series Express Chipset Platform Controller Hub (PCH) Thermal Mechanical Specifications and Design Guidelines (TMS), Document # 407051.

# 8.1.2 Mobile Storage Specifications and Thermal Design Power (TDP)

**Table 8-1. Storage Conditions** 

Parameter	Description	Min	Max	Notes
TABSOLUTE STORAGE	The non-operating device storage temperature. Damage (latent or otherwise) may occur when exceeded for any length of time	-55 °C	125 °C	1,2,3
T <sub>SUSTAINED</sub> STORAGE	The ambient storage temperature (in shipping media) for a sustained period of time.	-5 °C	40 °C	4,5
RH <sub>SUSTAINED</sub> STORAGE	The maximum device storage relative humidity for a sustained period of time.	60% @ 24 °C		5,6
TIME SUSTAINED STORAGE	A prolonged or extended period of time; typically associated with customer shelf life.	0 Months	6 Months	6
Tj (Mobile only)	Mobile Thermal Junction Operating Temperature limits	0 °C	108 °C	7

#### NOTES:

- 1. Refers to a component device that is not assembled in a board or socket and is not electrically connected to a voltage reference or I/O signal.
- Specified temperatures are not to exceed values based on data collected. Exceptions for surface mount reflow are specified by the applicable JEDEC standard. Non-adherence may affect PCH reliability.
- 3. Tabsolute storage applies to the unassembled component only and does not apply to the shipping media, moisture barrier bags, or dessicant.
- 4. Intel branded products are specified and certified to meet the following temperature and humidity limits that are given as an example only (Non-Operating Temperature Limit: -40 °C to 70 °C and Humidity: 50% to 90%, non-condensing with a maximum wet bulb of 28 °C.) Post board attach storage temperature limits are not specified for non-Intel branded boards.
- 5. The JEDEC J-JSTD-020 moisture level rating and associated handling practices apply to all moisture sensitive devices removed from the moisture barrier bag.
- Nominal temperature and humidity conditions and durations are given and tested within the constraints imposed by T<sub>SUSTAINED</sub> storage and customer shelf life in applicable Intel boxes and bags.
- 7. The thermal solution needs to ensure that the temperature does not exceed the maximum junction temperature (Tj,max) limit. See the *Embedded Controller Support Provided by Ibex Peak(IBX) Technical Update Rev. 1.5* Document number 390730 for details on how measure Tj.



Table 8-2. Mobile Thermal Design Power

SKU	Thermal Design Power (TDP)	Notes
QM57	3.5 W	1
HM57	3.5 W	1
HM55	3.5 W	1
PM55	3.5 W	1
QS57	3.4 W	1

#### NOTES:

### 8.2 Absolute Maximum Ratings

Table 8-1. PCH Absolute Maximum Ratings

Parameter	Maximum Limits
Voltage on any 5 V Tolerant Pin with respect to Ground (V5REF = 5 V)	-0.5 to V5REF + 0.5 V
Voltage on any 3.3 V Pin with respect to Ground	-0.5 to Vcc3_3 + 0.4 V
Voltage on any 1.8 V Tolerant Pin with respect to Ground	-0.5 to VccVRM + 0.5 V
Voltage on any 1.5 V Pin with respect to Ground	-0.5 to VccVRM + 0.5 V
Voltage on any 1.05 V Tolerant Pin with respect to Ground	-0.5 to VccIO + 0.5 V
1.05 V Supply Voltage with respect to VSS	-0.5 to 1.3 V
1.8 V Supply Voltage with respect to VSS	-0.5 to 3.7 V
3.3 V Supply Voltage with respect to VSS	-0.5 to 3.7 V
5.0 V Supply Voltage with respect to VSS	-0.5 to 5.5 V
V_CPU_IO Supply Voltage with respect to VSS	-0.5 to 1.3 V
1.8 V Supply Voltage for the analog PLL with respect to VSS	-0.5 to 1.98 V

# 8.3 Intel<sup>®</sup> 5 Series Chipset and Intel<sup>®</sup> 3400 Series Chipset Power Supply range

Table 8-2. PCH Power Supply Range

Power Supply	Minimum	Nominal	Maximum
1.05 V	1.00 V	1.05 V	1.10 V
1.5 V	1.43 V	1.50 V	1.58 V
1.8 V	1.71 V	1.80 V	1.89 V
3.3 V	3.14 V	3.30 V	3.47 V
5 V	4.75 V	5.00 V	5.25 V

<sup>1.</sup> For usage configurations please see the *Mobile Ibex Peak Platform Controller Hub (PCH)*Thermal Design Power (TDP) and Scenario Guidance Document # 427704.



#### 8.4 General DC Characteristics

Note that  $\rm I_{CC}$  values in Table 8-3 and Table 8-4 are all pre-silicon estimates. Values will be updated when characterized on real silicon is completed.

Table 8-3. Measured I<sub>CC</sub> (Desktop Only)

Voltage Rail	Voltage (V)	SO Iccmax Current Integrated Graphics (A)	SO Iccmax Current External Graphics (A)	SO Idle Current Integrated Graphics (A)	SO Idle Current External Graphics (A)	Sx Iccmax Current (A)	Sx Idle Current (A)	G3
V_CPU_IO	1.1/ 1.05	.001	.001	.001	.001	_	_	_
V5REF	5	.001	.001	.001	.001	_	_	_
V5REF_Sus	5	.001	.001	.001	.001	.001	_	_
Vcc3_3	3.3	.305	.305	.035	.035	_	_	_
VccADAC	3.3	.075	.0011	.0011	.0011	_	_	_
VccADPLLA	1.05	.1100	.0440	.1034	.022	_	_	_
VccADPLLB	1.05	.1100	.0440	.022	.022	_	_	_
VccCore	1.05	1.76	1.584	.528	.44	_	_	_
VccDMI	1.1	.063	.063	.0011	.0011	_	_	_
VccIO	1.05	3.482	2.862	.9504	.519	_	_	_
VccLAN	1.05	.253	.253	.091	.091	.165	_	_
VccME	1.05	1.41	1.41	.493	.493	1.22	.0044	_
VccME3_3	3.3	.0308	.0308	.0022	.0022	.0154	.0022	_
VccpNAND	1.8	.0055	.0055	.0022	.0022	0	0	_
VccRTC	3.3	N/A	N/A	N/A	N/A	N/A	N/A	6 uA See notes 1, 2
VccSus3_3	3.3	.0924	.0924	.0154	.0154	.1551	.0330	_
VccSusHDA	3.3	.0088	.0088	.001	.001	.001	.001	_
VccVRM	1.8	.169	.123	.129	.052	_		

#### NOTES:

- 1. G3 state shown to provide an estimate of battery life.
- 2. Icc (RTC) data is taken with VccRTC at 3.0 V while the system in a mechanical off (G3) state at room temperature.



Table 8-4. Measured I<sub>CC</sub> (Mobile Only)

Voltage Rail	Voltage (V)	SO Iccmax Current Integrated Graphics (A)	SO Iccmax Current External Graphics (A)	SO Idle Current Integrated Graphics (A)	SO Idle Current External Graphics (A)	Sx Iccmax Current (A)	Sx Idle Current (A)	G3
V_CPU_IO	1.1/ 1.05	.001	.001	.001	.001			_
V5REF	5	.001	.001	.001	.001			_
V5REF_Sus	5	.001	.001	.001	.001	.001		_
Vcc3_3	3.3	.305	.305	.0176	.0176			_
VccADAC	3.3	.075	.0011	.0011	.0011			_
VccADPLLA	1.05	.088	.0176	.0825	.0044			_
VccADPLLB	1.05	.088	.0176	.0044	.0044			_
VccCore	1.05	1.43	1.254	.3685	.2805			_
VccDMI	1.1	.055	.055	.0011	.0011			_
VccIO	1.05	3.23	2.628	.463	.285			_
VccLAN	1.05	.220	.220	.066	.066	.132		_
VccME	1.05	1.2	1.2	.186	.186	.98	.0044	_
VccME3_3	3.3	.031	.031	.0022	.0022	.0154	.0022	_
VccpNAND	1.8	.0055	.0055	.0022	.0022			_
VccRTC	3.3	N/A	N/A	N/A	N/A	N/A	N/A	6 uA See notes 1, 2
VccSus3_3	3.3	.087	.087	.0132	.0132	.133	.0297	_
VccSusHDA	3.3	.0088	.0088	.001	.001	.001	.001	_
VccVRM	1.8	.156	.114	.113	.045			_
VccALVDS	3.3	.0011	.0011	.0011	.0011			
VccTX_LVDS	1.8	.066	.0011	.0198	.0011			

#### NOTES:

- 1. G3 state shown to provide an estimate of battery life
- 2. Icc (RTC) data is taken with VccRTC at 3.0 V while the system in a mechanical off (G3) state at room temperature.



Table 8-5. Measured  $I_{CC}$  (SFF Only)

		l						
Voltage Rail	Voltage (V)	SO Iccmax Current Integrated Graphics (A)	SO Iccmax Current External Graphics (A)	SO Idle Current Integrated Graphics (A)	SO Idle Current External Graphics (A)	Sx Iccmax Current (A)	Sx Idle Current (A)	G3
V_CPU_IO	1.1/ 1.05	.001	.001	.001	.001			_
V5REF	5	.001	.001	.001	.001			_
V5REF_Sus	5	.001	.001	.001	.001	.001		_
Vcc3_3	3.3	.305	.305	.0176	.0176			_
VccADAC	3.3	.075	.0011	.0011	.0011			_
VccADPLLA	1.05	.078	.011	.081	.0044			_
VccADPLLB	1.05	.078	.011	.0044	.0044			_
VccCore	1.05	1.32	1.14	.352	.264			_
VccDMI	1.1	.055	.055	.0011	.0011			_
VccIO	1.05	3.15	2.56	.437	.252			_
VccLAN	1.05	.176	.176	.057	.057	.11		_
VccME	1.05	.892	.892	.169	.169	.826	.0044	_
VccME3_3	3.3	.031	.031	.0022	.0022	.0154	.0022	_
VccpNAND	1.8	.0055	.0055	.0022	.0022			_
VccRTC	3.3	N/A	N/A	N/A	N/A	N/A	N/A	6 uA See notes 1, 2
VccSus3_3	3.3	.087	.087	.0132	.0132	.122	.0286	_
VccSusHDA	3.3	.0088	.0088	.001	.001	.001	.001	_
VccVRM	1.8	.156	.114	.113	.045			_
VccALVDS	3.3	.0011	.0011	.0011	.0011			
VccTX_LVDS	1.8	.066	.0011	.0198	.0011	_		_

#### NOTES:

- 1. G3 state shown to provide an estimate of battery life.
- 2. Icc (RTC) data is taken with VccRTC at 3.0 V while the system in a mechanical off (G3) state at room temperature.



Table 8-5. DC Characteristic Input Signal Association (Sheet 1 of 2)

Symbol	Associated Signals			
VIH1/VIL1	PCI Signals: AD[31:0], C/BE[3:0]#, DEVSEL#, FRAME#, IRDY#, PAR, PERR#, PLOCK#, REQ[3:0]#, SERR#, STOP#, TRDY# Interrupt Signals: PIRQ[D:A]#, PIRQ[H:E]#, SERIRQ			
(5V Tolerant)	GPIO Signals: GPIO[54, 52, 50, 5:2]			
VIH2/VIL2	Digital Display Port Hot Plug Detect: DDPB_HPD, DDPC_HPD, DDPD_HPD			
VIH3/VIL3	Clock Signals: REFCLK14IN  Power Management Signals: PWRBTN#, RI#, SYS_RESET#, WAKE#, CLKRUN# (Mobile Only) Mobile Only: AC_PRESENT  GPIO Signals: GPIO[67:61, 57, 48, 39, 38, 34, 32, 31, 30, 29, 24, 22, 17, 7, 6, 1] Intel® Quiet System Technology Signals: TACH[3:0] Strap Signals:, SATALED# (Strap purposes only)			
VIH4/VIL4	Clock Signals: CLKIN_PCILOOPBACK Processor Signals:A20GATE PCI Signals: PME# Interrupt Signals: SERIRQ Integrated Clock Signals: PEG_A_CLKRQ#, PEG_B_CLKRQ#, PCIECLKRQ[7:0]# Power Management Signals: BATLOW# SATA Signals: SATAGP[5:4, 1:0] Desktop Only: SATAGP[3:2] SPI Signals: SPI_MISO Strap Signals: SPKR, SPI_MOSI, GNT[3:0]#, (Strap purposes only) LPC/Firmware Hub Signals: LAD[3:0]/FWH[3:0], LDRQ0#, LDRQ1#, GPIO Signals: GPIO[73, 72, 59, 56, 55, 53, 51, 49, 47:40, 37, 36, 35, 33, 28, 27, 26, 25, 23,21, 20, 19, 18, 16, 15, 14, 12, 10, 9, 8, 0] Desktop Only: GPIO[72, 12] USB Signals: OC[7:0]#			
VIH5/VIL5	SMBus Signals: SMBCLK, SMBDATA, SMBALERT# System Management Signals: SML[1:0]CLK(1), SML[1:0]DATA(1) GPIO Signals: GPIO[75, 74, 60, 58, 11] Processor Interface: RCIN# Power Management Signals: SYS_PWROK, LAN_RST#, MEPWROK			
VIH6/VIL6	JTAG Signals: JTAG_TDI, JTAG_TMS, TRST#, JTAG_TCK			
VIH7/VIL7	Processor Signals: THRMTRIP#			
VIMIN8/VIMAX8	PCI Express* Data RX Signals: PER[p,n][8:1]			
VIH9/VIL9	Real Time Clock Signals: RTCX1			
VIMIN10 -Gen1i/ VIMAX10-Gen1i	SATA Signals: SATA[5:0]RX[P,N] (1.5 Gb/s internal SATA)			
VIMIN10 -Gen1m/ VIMAX10-Gen1m	SATA Signals: SATA[5:0]RX[P,N] (1.5 Gb/s external SATA)			



**Table 8-5**. DC Characteristic Input Signal Association (Sheet 2 of 2)

Symbol	Associated Signals		
VIMIN10 -Gen2i/ VIMAX10-Gen2i	SATA Signals: SATA[5:0]RX[P,N] (3.0 Gb/s internal SATA)		
VIMIN10 -Gen2m/ VIMAX10-Gen2m	SATA Signals: SATA[5:0]RX[P,N] (3.0 Gb/s external SATA)		
VIH11/VIL11	Intel High Definition Audio Signals: HDA_SDIN[3:0] (3.3V Mode)  Strap Signals: HDA_SDOUT, HDA_SYNC (Strap purposes only)  GPIO Signals: GPIO13		
)(T)(40) (4)	NOTE: See VIL_HDA/VIH_HDA for High Definition Audio Low Voltage Mode		
VIH12 (Absolute Maximum) / VIL12 (Absolute Minimum) / Vclk_in_cross(abs)	Clock Signals: CLKIN_BCLK_[P,N], CLKIN_DMI_[P,N], CLKIN_DOT96[P,N], CLKIN_SATA_[P,N] / CKSSCD_[P,N]		
VIH13/VIL13	Miscellaneous Signals: RTCRST#		
VIH14/VIL14	Power Management Signals: PWROK, RSMRST# System Management Signals: INTRUDER# Miscellaneous Signals: INTVRMEN, SRTCRST#		
VIH15/VIL15	Digital Display Control Signals: CRT_DDC_CLK, CRT_DDC_DATA SDVO_CTRLCLK, SDVO_CTRLDATA, DDPC_CTRLCLK, DDPC_CTRLDATA, DDPD_CTRLCLK, DDPD_CTRLDATA Mobile only: L_BKLTEN, L_BKLTCTL, L_DDC_CLK, L_DDC_DATA		
VIH_CL/VIL_CL	Controller Link: Mobile Only: CL_CLK1, CL_DATA1		
VDI / VCM / VSE (5V Tolerant)	USB Signals: USBP[13:0][P,N] (Low-speed and Full-speed)		
VHSSQ / VHSDSC / VHSCM (5V Tolerant)	USB Signals: USBP[13:0][P,N] (in High-speed Mode)		
VIH_HDA / VIL_HDA	Intel <sup>®</sup> High Definition Audio Signals: HDA_SDIN[3:0] Strap Signals: HDA_SDOUT, HDA_SYNC (Strap purposes only)  NOTE: Only applies when running in Low Voltage Mode (1.5 V)		
VIH_SST/VIL_SST Intel® Quiet System Technology and Thermal Reporting Sign SST			
VIH_PECI/ VIL_PECI	Intel <sup>®</sup> Quiet System Technology and Thermal Reporting Signals: PECI		
VIH_FDI/VIL_FDI	Intel <sup>®</sup> Flexible Display Interface Signals: FDI_RX[P,N][7:0]		
VAUX-Diff-P-P	Digital Display Port Aux Signal (Receiving Side): DDP[D:B]_AUX[P,N]		
VIH_XTAL25/ VIL_XTAL25	25 MHz Crystal Input: (Used in Display Clock Integration Mode) XTAL25_IN		

#### NOTES:

- 1.
- 2.
- V<sub>DI</sub> = | USBPx[P] USBPx[N]
  Includes VDI range
  Applies to Low-Speed/High-Speed USB



- 4. PCI Express mVdiff p-p = 2\*|PETp[x] PETn[x]|
- 5. SATA Vdiff, RX (VIMAX10/MIN10) is measured at the SATA connector on the receiver side (generally, the motherboard connector), where SATA mVdiff p-p = 2\*|SATA[x]RXP SATA[x]RXN|
- 6. VccRTC is the voltage applied to the VccRTC well of the PCH. When the system is in a G3 state, this is generally supplied by the coin cell battery, but for S5 and greater, this is generally VccSus3\_3.
- 7. CL\_Vref = 0.27 CL\_VREF1 applies to Mobile configurations.
- 8. This is an AC characteristic that represents transient values for these signals.
- 9. Applies to High-Speed USB 2.0.

Table 8-6. DC Input Characteristics (Sheet 1 of 3)

Symbol	Parameter	Min	Max	Unit	Notes
VIL1	Input Low Voltage	-0.5	0.3(3.3V)	V	Note 10
VIH1	Input High Voltage	0.5(3.3V)	V5REF + 0.5	V	Note 10
VIL2	Input Low Voltage	_	.8	V	
VIH2	Input High Voltage	2	_	V	
VIL3	Input Low Voltage	-0.5	0.8	V	
VIH3	Input High Voltage	2.0	3.3 V + 0.5	V	Note 10
VIL4	Input Low Voltage	-0.5	0.3(3.3 V)	V	Note 10
VIH4	Input High Voltage	0.5(3.3 V)	3.3 V + 0.5	V	Note 10
VIL5	Input Low Voltage	-0.5	0.8	V	
VIH5	Input High Voltage	2.1	3.3 V + 0.5	V	Note 10
VIL6	Input Low Voltage	-0.5	0.35	V	Note 11
VIH6	Input High Voltage	0.75	1.05 V + 0.5	V	Note 11
VIL7	Input Low Voltage	0	0.51(V_CPU_IO)	V	
VIH7	Input High Voltage	0.81(V_CPU_IO)	V_CPU_IO	V	
VIMIN8	Minimum Input Voltage	175	_	mVdiff p-p	Note 4
VIMAX8	Maximum Input Voltage	_	1200	mVdiff p-p	Note 4
VIL9	Input Low Voltage	-0.5	0.10	V	
VIH9	Input High Voltage	0.50	1.2	V	
VIMIN10- Gen1i	Minimum Input Voltage - 1.5 Gb/s internal SATA	325	_	mVdiff p-p	Note 5
VIMAX10- Gen1i	Maximum Input Voltage - 1.5 Gb/s internal SATA	_	600	mVdiff p-p	Note 5
VIMIN10- Gen1m	Minimum Input Voltage - 1.5 Gb/s eSATA	240	_	mVdiff p-p	Note 5
VIMAX10- Gen1m	Maximum Input Voltage - 1.5 Gb/s eSATA	_	600	mVdiff p-p	Note 5



Table 8-6. DC Input Characteristics (Sheet 2 of 3)

	•	<u> </u>			
Symbol	Parameter	Min	Max	Unit	Notes
VIMIN10- Gen2i	Minimum Input Voltage - 3.0 Gb/s internal SATA	275	_	mVdiff p-p	Note 5
VIMAX10- Gen2i	Maximum Input Voltage - 3.0 Gb/s internal SATA	_	750	mVdiff p-p	Note 5
VIMIN10- Gen2m	Minimum Input Voltage - 3.0 Gb/s eSATA	240	_	mVdiff p-p	Note 5
VIMAX10- Gen2m	Maximum Input Voltage - 3.0 Gb/s eSATA	_	750	mVdiff p-p	Note 5
VIL11	Input Low Voltage	-0.5	0.35(3.3 V)	V	Note 10
VIH11	Input High Voltage	0.65(3.3 V)	3.3 + 0.5V	V	Note 10
VIL12 (Absolute Minimum)	Input Low Voltage	-0.3	_	V	
VIH12 (Absolute Maximum)	Input High Voltage	_	1.150	V	
VIL13	Input Low Voltage	-0.5	0.78	V	
VIH13	Input High Voltage	2.3	VccRTC + 0.5	V	Note 6
VIL14	Input Low Voltage	-0.5	0.78	V	
VIH14	Input High Voltage	2.0	VccRTC + 0.5	V	Note 6
VIL15	Input Low Voltage	-0.5	0.3*(3.3 V)	V	Note 10
VIH15	Input High Voltage	0.7*(3.3 V)	3.3 V + 0.5	V	Note 10
VIL_CL	Input Low Voltage	-0.3	(CL_VREF - 0.075)	V	Note 7
VIH_CL	Input High Voltage	(CL_VREF + 0.075)	1.2	V	Note 7
Vclk_in_cros s(abs)	Absolute Crossing Point	0.250	0.550	V	
VDI	Differential Input Sensitivity	0.2	_	V	Note 1,3
VCM	Differential Common Mode Range	0.8	2.5	V	Note 2,3
VSE	Single-Ended Receiver Threshold	0.8	2.0	V	Note 3
VHSSQ	HS Squelch Detection Threshold	100	150	mV	Note 9
VHSDSC	HS Disconnect Detection Threshold	525	625	mV	Note 9
VHSCM	HS Data Signaling Common Mode Voltage Range	-50	500	mV	Note 9
VIL_HDA	Input Low Voltage	0	0.4(Vcc_HDA)	V	
VIH_HDA	Input High Voltage	0.6(Vcc_HDA)	1.5	V	



Table 8-6. DC Input Characteristics (Sheet 3 of 3)

Symbol	Parameter	Min	Max	Unit	Notes
VIL_SST	Input Low Voltage	-0.3	0.4	V	
VIH_SST	Input High Voltage	1.1	1.5	V	
VIL_PECI	Input Low Voltage	-0.15	0.275(V_CPU_IO)	V	
VIH_PECI	Input High Voltage	0.725(V_CPU_IO)	V_CPU_IO + 0.15	V	
VIL_FDI	Minimum Input Voltage	175	-	mVdiff p-p	
VIH_FDI	Maximum Input Voltage	-	1000	mVdiff p-p	
VAUX-Diff-P- P	Digital Display Port Auxiliary Signal peak-to-peak voltage at receiving device	0.32	1.36	Vdiffp -p	
VIL_XTAL25	Minimum Input Voltage	-0.15	0.15	V	12
VIH_XTAL25	Maximum Input Voltage	0.7	1.1	V	12

#### NOTES:

- 1.  $V_{DI} = |USBPx[P] USBPx[N]$
- 2. Includes VDI range
- 3. Applies to Low-Speed/Full-Speed USB
- 4. PCI Express mVdiff p-p = 2\*|PETp[x] PETn[x]|
- 5. SATA Vdiff, RX (VIMAX10/MIN10) is measured at the SATA connector on the receiver side (generally, the motherboard connector), where SATA mVdiff p-p = 2\*|SATA[x]RXP SATA[x]RXN|
- 6. VccRTC is the voltage applied to the VccRTC well of the PCH. When the system is in a G3 state, this is generally supplied by the coin cell battery, but for S5 and greater, this is generally VccSus3\_3.
- 7. CL\_Vref = 0.27 (VccCL1\_5). CL\_VREF0 applies to Desktop configurations. CL\_VREF1 applies to Mobile configurations.
- 8. This is an AC Characteristic that represents transient values for these signals
- 9. Applies to High-Speed USB 2.0.
- 10. 3.3 V refers to VccSus3\_3 for signals in the suspend well and to Vcc3\_3 for signals in the core well and to VccME3\_3 for signals in the ME well. See Table 3-2, or Table 3-3 for signal and power well association.
- 11. 1.1 V refers to VccIO or VccCore for signals in the core well and to VccME for signals in the ME well. See Table 3-2 or Table 3-3 for signal and power well association
- 12. Specification applies when 25 MHz crystal is used on the platform. XTAL25\_IN is terminated low when crystal input is not used.



Table 8-7. DC Characteristic Output Signal Association (Sheet 1 of 2)

Symbol	Associated Signals
VOH1/VOL1	Processor Signal: PMSYNCH, PROCPWRGD
VOH2/VOL2	LPC/Firmware Hub Signals: LAD[3:0]/FWH[3:0], LFRAME#/FWH[4], INIT3_3V#  Power Management Signal: (Mobile Only) LAN_PHY_PWR_CTRL  Intel® High Definition Audio Signals: HDA_DOCK_EN# (Mobile Only), HDA_DOCK_RST# (Mobile Only)  PCI Signals: AD[31:0], C/BE[3:0], DEVSEL#, FRAME#, IRDY#, PAR, PCIRST#, GNT[3:0]#, PME#(1)  Interrupt Signals: PIRQ[D:A], PIRQ[H:E]#(1)  GPIO Signals: GPIO[73, 72, 59, 56, 55:50, 49, 47:44 43:40, 37, 36, 35, 33, 28, 27, 26, 25, 23, 21, 20, 19, 18, 16, 15, 14, 13, 12, 10, 9, 8, 5:2, 0]  SPI Signals: SPI_CS0#, SPI_CS1#, SPI_MOSI, SPI_CLK  Miscellaneous Signals: SPKR
VOH3/VOL3	SMBus Signals: SMBCLK(1), SMBDATA(1) System Management Signals: SML[1:0]CLK(1), SML[1:0]DATA(1), SMLOALERT#, SML1ALERT# GPIO Signals: GPIO[75, 74, 60, 58, 11]
VOH4/VOL4	Power Management Signals: SLP_S3#, SLP_S4#, SLP_S5#, SLP_M#, SLP_LAN#, SUSCLK, SUS_STAT#, SUS_PWR_DN_ACK, CLKRUN# (Mobile Only) STP_PCI#  SATA Signals: SATALED#, SCLOCK, SLOAD, SDATAOUT0, SDATAOUT1  GPIO Signals: GPIO[63:61, 57, 48, 39, 38, 34, 32, 31, 30, 29, 24, 22, 17, 7, 6, 1]  Controller Link: Mobile Only: CL_RST1# Interrupt Signals: SERIRQ
VOH5/VOL5	USB Signals: USBP[13:0][P,N] in Low-speed and Full-speed Modes
VOL6/VOL6 (Fast Mode)	Digital Display Control Signals: CRT_DDC_CLK, CRT_DDC_DATA SDVO_CTRLCLK, SDVO_CTRLDATA, DDPC_CTRLCLK, DDPC_CTRLDATA, DDPD_CTRLCLK, DDPD_CTRLDATA Mobile only: L_CTRL_CLK, L_CTRL_DATA, L_VDD_EN, L_BKLTEN, L_BKLTCTL, L_DDC_CLK, L_DDC_DATA,  NOTE: Fast Mode is not applicable to L_VDD_EN
VOH6	L_VDD_EN, L_BKLTEN, L_BKLTCTL
VOMIN7 - Gen1i,m/ VOMAX7-Gen1i,m	SATA Signals: SATA[5:0]RX[P,N] (1.5 Gb/s Internal and External SATA)
VOMIN7 - Gen2i,m/ VOMAX7-Gen2i,m	SATA Signals: SATA[5:0]RX[P,N] (3.0 Gb/s Internal and External SATA)
VOMIN8/VOMAX8	PCI Express* Data TX Signals: PET[p,n][8:1] Digital Display Ports when configured as HDMI/DVI: DDPB_[3:0][P,N], DDPC_[3:0][P,N], SDVO Signals: SDVO_INT[P,N], SDVO_TVCLKIN[P,N], SDVO_STALL[P,N]



Table 8-7. DC Characteristic Output Signal Association (Sheet 2 of 2)

Symbol	Associated Signals
VOH9/VOL9	Power Management Signal: PLTRST#
VHSOI VHSOH VHSOL VCHIRPJ VCHIRPK	USB Signals: USBP[13:0][P:N] in High-speed Mode
VOH_HDA/ VOL_HDA	Intel® High Definition Audio Signals: HDA_RST#, HDA_SDOUT, HDA_SYNC
VOL_JTAG	JTAG Signals: JTAG_TDO
VOH_PCICLK/ VOL_PCICLK	Single Ended Clock Interface Output Signals: CLKOUT_PCI[4:0], CLKOUTFLEX[3:0] GPIO Signals: [67:64]
VOL_SGPIO	SGPIO Signals: SCLOCK, SLOAD, SDATAOUT0, SDATAOUT1 GPIO[48, 39, 38, 22]
VOH_PWM/ VOL_PWM	Intel <sup>®</sup> Quiet System Technology Signals: PWM[3:0]
VOH_CRT/ VOL_CRT	Display Signals: CRT_HSYNC, CRT_VSYNC
VOH_CL1/ VOL_CL1	Link Controller Signals: Mobile Only: CL_CLK1, CL_DATA1
VOH_SST/ VOL_SST	SST signal: SST
VOH_PECI/ VOL_PECI	PECI signal: PECI
VAUX-Diff-P-P	Digital Display Port Aux Signal (Transmit Side): DDP[D:B]_AUX[P,N]
VOH_FDI// VOL_FDI	Intel® FDI signals:FDI_FSYNC_[1:0],FDI_LSYNC_[1:0],FDI_INT

**NOTE:**1. These signals are open-drain.



Table 8-8. DC Output Characteristics (Sheet 1 of 2)

	•					
Symbol	Parameter	Min	Max	Unit	I <sub>OL</sub> /I <sub>OH</sub>	Notes
V <sub>OL1</sub>	Output Low Voltage	_	0.255	V	3 mA	
VOH1	Output High Voltage	V_CPU_IO - 0.3	V_CPU_IO	V	-3 mA	
V <sub>OL2</sub>	Output Low Voltage	_	0.1(3.3 V)	V	1.5 mA	Note 7
V <sub>OH2</sub>	Output High Voltage	0.9(3.3 V)	3.3	V	-0.5 mA	Note 7
V <sub>OL</sub> 3	Output Low Voltage	0	0.4	V		
V <sub>OH3</sub>	Output High Voltage	3.3 V - 0.5	_	V	4 mA	Note 1,
V <sub>OL4</sub>	Output Low Voltage	_	0.4	V	6 mA	
V <sub>OH4</sub>	Output High Voltage	3.3 V- 0.5	3.3 V	V	-2 mA	Note 7
V <sub>OL5</sub>	Output Low Voltage	_	0.4	V	5 mA	
V <sub>OH5</sub>	Output High Voltage	3.3 V - 0.5	_	V	-2 mA	Note 7
V <sub>OL6</sub>	Output Low Voltage	0	400	mV	3 mA	Note 2
VOL6 (Fast Mode)	Output Low Voltage	0	600	mV	6 mA	Note 2
V <sub>OH6</sub>	Output High Voltage	3.3 V - 0.5	3.3	V	-2 mA	Note 7, 2
VOMIN7- Gen1i,m	Minimum Output Voltage	400	_	mVdif fp-p		Note 3
VOMAX7- Gen1i,m	Maximum Output Voltage	_	600	mVdif fp-p		Note 3
VOMIN7- Gen2i,m	Minimum Output Voltage	400	_	mVdif fp-p		Note 3
VOMAX7- Gen2i,m	Maximum Output Voltage	_	700	mVdif fp-p		Note 3
V <sub>OMIN8</sub>	Output Low Voltage	400	_	mVdif fp-p		Note 2
V <sub>OMAX8</sub>	Output High Voltage	_	600	mVdif fp-p		Note 2
V <sub>OL</sub> 9	Output Low Voltage	_	0.1(3.3 V)	V	1.5 mA	Note 7
V <sub>OH9</sub>	Output High Voltage	0.9(3.3 V)	3.3	V	-2.0 mA	Note 7
VHSOI	HS Idle Level	-10.0	10.0	mV		
VHSOH	HS Data Signaling High	360	440	mV		
VHSOL	HS Data Signaling Low	-10.0	10.0	mV		
VCHIRPJ	Chirp J Level	700	1100	mV		
VCHIRPK	Chirp K Level	-900	-500	mV		
VOL_HDA	Output Low Voltage	_	0.1(VccSusHDA V)	V	1.5 mA	
VOH_HDA	Output High Voltage	0.9(VccSusHDA V)	_	V	-0.5 mA	
VOL_PWM	Output Low Voltage	_	0.4	V	8 mA	
VOH_PWM	Output High Voltage	_	_			Note 1
VOL_SGPIO	Output Low Voltage	_	0.4	V		
VOL_CRT	Output Low Voltage	_	0.5	V	8 mA	
VOH_CRT	Output High Voltage	2.4	_	V	8 mA	



Table 8-8. DC Output Characteristics (Sheet 2 of 2)

Symbol	Parameter	Min	Max	Unit	I <sub>OL /</sub> I <sub>OH</sub>	Notes
VOL_CL1	Output Low Voltage	_	0.15	V	1 mA	
VOH_CL1	Output High Voltage	.61	.98	V		
VOL_SST	Output Low Voltage	0	0.3	V	0.5 mA	
VOH_SST	Output High Voltage	1.1	1.5	V	-6 mA	
VOL_PECI	Output Low Voltage	_	0.25(V_CPU_IO)	V	0.5 mA	
VOH_PECI	Output High Voltage	0.75(V_CPU_IO)	V_CPU_IO		-6 mA	
VOL_HDA	Output Low Voltage	_	0.1(VccHDA)	V	1.5 mA	
VOL_JTAG	Output Low Voltage	0	0.1(1.05 V)	V	1.5 mA	
V_CLKOUT_swi	Differential Output Swing	300	-	mV		
V_CLKOUT_cro	Clock Cross-Over point	300	550	mV		
V_CLKOUTMIN	Min output Voltage	-0.3	_	V		
V_CLKOUTMAX	Max output Voltage		1.15 V	V		
VOL_PCICLK	Output Low Voltage	_	0.4	V	-1 mA	
VOH_PCICLK	Output High Voltage	2.4		V	1 mA	
VAUX-Diff-P-P	Digital Display Port Auxiliary Signal peak-to- peak voltage at transmitting device	0.39	1.38	Vdiffp -p		
VOL_FDI	Output Low Voltage	1	0.2(3.3V)	V	4.1 mA	Note 7
VOH_FDI	Output High Voltage	.8(3.3V)	1.2	V	4.1 mA	Note 7

#### NOTES:

- 1. The SERR#, PIRQ[H:A], SMBDATA, SMBCLK, SML[1:0]CLK, SML[1:0]DATA, SML[1:0]'ALERT# and PWM[3:0] signal has an open-drain driver and SATALED# has an open-collector driver, and the VOH specification does not apply. This signal must have external pull up resistor.
- 2. PCI Express mVdiff p-p = 2\*|PETp[x] PETn[x]|
- 3. SATA Vdiff, tx  $(V_{OMIN7}/V_{OMAX7})$  is measured at the SATA connector on the transmit side (generally, the motherboard connector), where SATA mVdiff p-p = 2\*|SATA[x]TXP SATA[x]TXN|
- 4. Maximum Iol for PROCPWRGD is 12mA for short durations (<500 mS per 1.5 s) and 9 mA for long durations.
- 5. For INIT3\_3V only, for low current devices, the following applies:  $V_{OL5}$  Max is 0.15 V at an  $I_{OL5}$  of 2 mA.
- 6. 3.3 V refers to VccSus3\_3 for signals in the suspend well, to Vcc3\_3 for signals in the core well and to VccME3\_3 for those signals in the ME well. See Table 3-2 or Table 3-3 for signal and power well association.
- 7. 3.3 V refers to VccSus3\_3 for signals in the suspend well and to Vcc3\_3 for signals in the core well and to VccME3\_3 for signals in the ME well. See Table 3-2, or Table 3-3 for signal and power well association.



Table 8-9. Other DC Characteristics

V_CPU_IO Pro    essor I/F   1.098   1.05   1.10   V   1	Symbol	Parameter	Min	Nom	Max	Unit	Notes
VSREF   PCH Core Well Reference Voltage   4.75   5   5.25   V   1	V CPU IO Pro	c essor I/F	.998	1.05	1.10	V	1
Vcc3_3	V_CPU_IO Pro	ce ssor I/F	1.05	1.1	1.16	V	1
Vcc3_3	V5REF	PCH Core Well Reference Voltage	4.75	5	5.25	V	1
VccVRM         1.8 V Internal PLL and VRMs         1.71         1.8         1.89         V         1           VSREF_Sus         Suspend Well Reference Voltage         4.75         5         5.25         V         1           VccSus3_3         Suspend Well I/O Buffer Voltage         3.14         3.3         3.47         V         1           VccOre         Internal Logic Voltage         .998         1.05         1.10         V         1           VccDMI D         MI Buffer Voltage         .998         1.05         1.10         V         1           VccLAN         LAN Controller Voltage         .998         1.05         1.10         V         1           VccME3_3         33.3V Supply for Intel <sup>®</sup> Management Engine         .998         1.05         1.10         V         1           VccME3_3         33.3V Supply for Intel <sup>®</sup> Management Engine         .998         1.05         1.10         V         1           VccME3_3         33.3V Supply for Intel <sup>®</sup> Management Engine         .998         1.05         1.10         V         1           VccME3_3         Battery Voltage         2         —         3.47         V         1           VccSushDA         High Definition Audio Controller Suspend Volta		I/O Buffer Voltage	3.14	3.3	3.47	V	1
VccSus3_3         Suspend Well I/O Buffer Voltage         3.14         3.3         3.47         V         1           VccCore         Internal Logic Voltage         .998         1.05         1.10         V         1           VccIO         Core Well I/O buffers         .998         1.05         1.10         V         1           VccDAID         MI Buffer Voltage         .998         1.05         1.10         V         1           VccLAN         LAN Controller Voltage         .998         1.05         1.10         V         1           VccME3_3         .33V Supply for Intel® Management Engine         .998         1.05         1.10         V         1           VccME         1.05 V Supply for Intel® Management Engine         .998         1.05         1.10         V         1           VccMETC (G3-S0)         Battery Voltage         2         —         3.47         V         1           VccSUsHDA         High Definition Audio Controller Suspend Voltage         3.14         3.3         3.47         V         1           VccSusHDA (low Voltage Mode Suspend Voltage         1.43         1.5         1.58         V         1           VccADPLLA Display PLL B power         .998         1.05		1.8 V Internal PLL and VRMs	1.71	1.8	1.89	V	1
VccCore         Internal Logic Voltage         .998         1.05         1.10         V         1           VccIO         Core Well I/O buffers         .998         1.05         1.10         V         1           Vcc_DMI D         MI Buffer Voltage         .998         1.05         1.10         V           VccLAN         LAN Controller Voltage         .998         1.05         1.10         V         1           VccME3_3         3.3V Supply for Intel® Management Engine         .998         1.05         1.10         V         1           VccME         1.05 V Supply for Intel® Management Engine         .998         1.05         1.10         V         1           VccRTC (G3-S0)         Battery Voltage         2         —         3.47         V         1           VccRDCGUSHDA         High Definition Audio Controller Suspend Voltage         3.14         3.3         3.47         V         1           VccSusHDA (low Voltage         High Definition Audio Controller Low Voltage         1.43         1.5         1.58         V         1           VccADPLLA         Display DLC Apalog Power         .998         1.05         1.10         1         1           VccADPLLB         Display DLC Apalog Power. This power is	V5REF_Sus	Suspend Well Reference Voltage	4.75	5	5.25	V	1
VccIO         Core Well I/O buffers         .998         1.05         1.10         V         1           Vcc_DMI D         MI Buffer Voltage         .998         1.05         1.10         V         1           VccLAN         LAN Controller Voltage         .998         1.05         1.10         V         1           VccME3_3         Battery Lord Intel® Management Engine         .998         1.05         1.10         V         1           VccMCTC (G3-SO)         Battery Voltage         2         —         3.47         V         1           VccSusHDA         High Definition Audio Controller Suspend Voltage         3.14         3.3         3.47         V         1           VccSusHDA (low Voltage         High Definition Audio Controller Low Voltage         1.43         1.5         1.58         V         1           VccADAC (bisplay PLL B power         .998         1.05         1.10         1         1           VccADAC (bisplay PLL B power         .998         1.05         1.10         1         1           VccADAC (bisplay DAC Analog Power. This power is supplied by the core well.         3.14         3.3         3.47         1           VccTX_LVDS (only)         I/O power supply for LVDS (Mobile Only)         1.71	VccSus3_3	Suspend Well I/O Buffer Voltage	3.14	3.3	3.47	V	1
Vcc_DMI D         MI Buffer Voltage         .998         1.05         1.10         V           VccLAN         LAN Controller Voltage         .998         1.05         1.10         V         1           VccME3_3         3.3V Supply for Intel® Management Engine         3.14         3.3         3.47         V         1           VccME         1.05 V Supply for Intel® Management Engine         .998         1.05         1.10         V         1           VccRTC (G3-S0)         Battery Voltage         2         —         3.47         V         1           VccSusHDA         High Definition Audio Controller Suspend Voltage         3.14         3.3         3.47         V         1           VccSusHDA (low voltage         High Definition Audio Controller Low Voltage Mode Suspend Voltage         1.43         1.55         1.58         V         1           VccADPLLA         Display PLL A power         .998         1.05         1.10         1         1           VccADAC         Display PLL A power         .998         1.05         1.10         1         1           VccADAC         Display PLL A power         .998         1.05         1.10         1         1           VccADAC         Display PLL A power	VccCore	Internal Logic Voltage	.998	1.05	1.10	V	1
VccLAN         LAN Controller Voltage         .998         1.05         1.10         V         1           VccME3_3         3.3V Supply for Intel® Management Engine         3.14         3.3         3.47         V         1           VccME         1.05 V Supply for Intel® Management Engine         .998         1.05         1.10         V         1           VccRTC (G3-S0)         Battery Voltage         2         —         3.47         V         1           VccSusHDA (low Voltage         High Definition Audio Controller Suspend Voltage         3.14         3.3         3.47         V         1           VccSusHDA (low Voltage Mode Suspend Voltage         1.43         1.5         1.58         V         1           VccADPLLA         Display PLL A power         .998         1.05         1.10         1           VccADPLLA         Display PLL A power         .998         1.05         1.10         1           VccADPLLB         Display PLL B power         .998         1.05         1.10         1           VccADAC         Display DAC Analog Power. This power is supplied by the core well.         3.14         3.3         3.47         1           VccTXLVDS         I/O power supply for LVDS. (Mobile Only)         1.71         1.8 <td>VccIO</td> <td>Core Well I/O buffers</td> <td>.998</td> <td>1.05</td> <td>1.10</td> <td>V</td> <td>1</td>	VccIO	Core Well I/O buffers	.998	1.05	1.10	V	1
VccME3_3         3.3V Supply for Intel® Management Engine         3.14         3.3         3.47         V         1           VccME         1.05 V Supply for Intel® Management Engine         998         1.05         1.10         V         1           VccRTC (G3-S0)         Battery Voltage         2         —         3.47         V         1           VccSusHDA (low Voltage         High Definition Audio Controller Suspend Voltage         3.14         3.3         3.47         V         1           VccSusHDA (low Voltage Mode Suspend Voltage         1.43         1.5         1.58         V         1           VccADPLLA         Display PLL A power         .998         1.05         1.10         1           VccADPLB Display PLL B power         .998         1.05         1.10         1           VccADAC         Display PLL B power         .998         1.05         1.10         1           VccALVDS         Display DAC Analog Power. This power is supply for LVDS (Mobile Only)         3.14         3.3         3.47         1           VccALVDS         I/O power supply for LVDS (Mobile Only)         1.71         1.8         1.89         1           ILI1	Vcc_DMI D	MI Buffer Voltage	.998	1.05	1.10	V	
VccME	VccLAN	_	.998	1.05	1.10	V	1
VCCNTE         Engine	VccME3_3		3.14	3.3	3.47	V	1
VccSusHDA         High Definition Audio Controller Suspend Voltage         3.14         3.3         3.47         V         1           VccSusHDA (low Voltage)         High Definition Audio Controller Low Voltage Mode Suspend Voltage         1.43         1.5         1.58         V         1           VccADPLLA         Display PLL A power         .998         1.05         1.10         1         1           VccADPLLB         Display PLL B power         .998         1.05         1.10         1         1           VccADAC         Display DAC Analog Power. This power is supplied by the core well.         3.14         3.3         3.47         1         1           VccALVDS         Analog power supply for LVDS (Mobile Only)         3.14         3.3         3.47         1         1           VccTX_LVDS         I/O power supply for LVDS. (Mobile Only)         1.71         1.8         1.89         1         1           ILI1         PCI_3V Hi-Z State Data Line Leakage         -10         -         10         μA         (0 V < VIN < Vcc3_3)	VccME		.998	1.05	1.10	V	1
VccSushDA (low voltage)         Voltage         3.14         3.3         3.47         V         1           VccSushDA (low voltage)         High Definition Audio Controller Low Voltage Mode Suspend Voltage         1.43         1.5         1.58         V         1           VccADPLLA         Display PLL A power         .998         1.05         1.10         1         1           VccADPLLB         Display PLL B power         .998         1.05         1.10         1         1           VccADAC         Display DAC Analog Power. This power is supplied by the core well.         3.14         3.3         3.47         1           VccALVDS         Analog power supply for LVDS (Mobile Only)         3.14         3.3         3.47         1           VccTX_LVDS         I/O power supply for LVDS. (Mobile Only)         1.71         1.8         1.89         1           ILI1         PCI_3V Hi-Z State Data Line Leakage         -10         -         10         μΑ         (0 V < VIN < Vcc3_3)	VccRTC (G3-S0)	Battery Voltage	2	_	3.47	V	1
voltage)         Voltage Mode Suspend Voltage         1.43         1.5         1.58         V         1           VccADPLLA         Display PLL A power         .998         1.05         1.10         1           VccADPLLB         Display PLL B power         .998         1.05         1.10         1           VccADAC         Display DAC Analog Power. This power is supplied by the core well.         3.14         3.3         3.47         1           VccALVDS         Analog power supply for LVDS (Mobile Only)         3.14         3.3         3.47         1           VccTX_LVDS         I/O power supply for LVDS. (Mobile Only)         1.71         1.8         1.89         1           ILI1         PCI_3V Hi-Z State Data Line Leakage         -10         -         10         μA         (0 V < VIN < Vcc3_3)	VccSusHDA	,	3.14	3.3	3.47	V	1
VccADPLLB         Display PLL B power         .998         1.05         1.10         1           VccADAC         Display DAC Analog Power. This power is supplied by the core well.         3.14         3.3         3.47         1           VccALVDS         Analog power supply for LVDS (Mobile Only)         3.14         3.3         3.47         1           VccTX_LVDS         I/O power supply for LVDS. (Mobile Only)         1.71         1.8         1.89         1           ILI1         PCI_3V Hi-Z State Data Line Leakage         -10         -         10         μA         (0 V < VIN < Vcc3_3)	`		1.43	1.5	1.58	V	1
VccADACDisplay DAC Analog Power. This power is supplied by the core well.3.143.33.471VccALVDSAnalog power supply for LVDS (Mobile Only)3.143.33.471VccTX_LVDSI/O power supply for LVDS. (Mobile Only)1.711.81.891ILI1PCI_3V Hi-Z State Data Line Leakage-10-10μA(0 V < VIN < Vcc3_3)	VccADPLLA	Display PLL A power	.998	1.05	1.10		1
VCCALVDS         Supplied by the core well.         3.14         3.3         3.47         1           VCCALVDS         Analog power supply for LVDS (Mobile Only)         3.14         3.3         3.47         1           VCCTX_LVDS         I/O power supply for LVDS. (Mobile Only)         1.71         1.8         1.89         1           ILI1         PCI_3V Hi-Z State Data Line Leakage         -10         -         10         μA         (0 V < VIN < Vcc3_3)	VccADPLLB	Display PLL B power	.998	1.05	1.10		1
VCCALVDS         Only)         3.14         3.3         3.47         1           VCCTX_LVDS         I/O power supply for LVDS. (Mobile Only)         1.71         1.8         1.89         1           ILI1         PCI_3V Hi-Z State Data Line Leakage         -10         -         10         μA         (0 V < VIN < Vcc3_3)	VccADAC		3.14	3.3	3.47		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VccALVDS		3.14	3.3	3.47		1
ILI1 PCI_3V HI-Z State Data Line Leakage $-10$ $ 10$ $\mu$ A $< vcc3_3$ )  ILI2 PCI_5V Hi-Z State Data Line Leakage $-70$ $ 70$ $\mu$ A $ 2.7$ V Min $V_{IN} = 0.5$ V ILI3 Input Leakage Current – All Other $-10$ $ 10$ $\mu$ A $-$ 2  CIN Input Capacitance – All Other $ -$ TBD pF FC = 1 MHz COUT Output Capacitance $ -$ TBD pF FC = 1 MHz CI/O I/O Capacitance $ -$ 10 pF FC = 1 MHz Typical Value $-$ CL XTAL1	VccTX_LVDS	I/O power supply for LVDS. (Mobile Only)	1.71	1.8	1.89		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>LI1</sub>	PCI_3V Hi-Z State Data Line Leakage	-10	_	10	μΑ	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>LI2</sub>	PCI_5V Hi-Z State Data Line Leakage	-70	_	70	μA	2.7 V Min
COUT         Output Capacitance         —         —         TBD         pF         FC = 1 MHz           CI/O         I/O Capacitance         —         —         10         pF         FC = 1 MHz           Typical Value           CL         XTAL1         6         pF	I <sup>L</sup> I3		-10	_	10	μΑ	2
CI/O         I/O Capacitance         —         —         10         pF         FC = 1 MHz           Typical Value           CL         XTAL1         6         pF		1 -	_	_	TBD	pF	
Typical Value           CL         XTAL1         6         pF	COUT		_	_	TBD	pF	
C <sub>L</sub> XTAL1 6 pF	CI/O	I/O Capacitance	_	_	10	pF	FC = 1 MHz
			Typical Value				
C <sub>L</sub> XTAL2 6 pF	CL	XTAL1	6		pF		
	CL	XTAL2		6		pF	

#### NOTES:

- The I/O buffer supply voltage is measured at the PCH package pins. The tolerances shown
  in Table 8-9 are inclusive of all noise from DC up to 20 MHz. In testing, the voltage rails
  should be measured with a bandwidth limited oscilloscope that has a rolloff of 3 dB/decade
  above 20 MHz.
- 2. Includes Single Ended clocks REFCLK14IN, CLKOUTFLEX[3:0] and PCICLKIN.



## 8.5 Display DC Characteristics

#### Table 8-10. Signal Groups

Signal Group	Associated Signals	Note
	LVDSA_DATA[3:0], LVDSA_DATA#[3:0], LVDSA_CLK,	
LVDS	LVDSA_CLK#, LVDSB_DATA[3:0], LVDSB_DATA#[3:0],	
	LVDSB_CLK, LVDSB_CLK#	
CRT DAC	CRT_RED, CRT_GREEN, CRT_BLUE, CRT_IRTN, CRT_TVO_IREF	
Digital DisplayPort Auxillary	DDP[D:B]_AUX[P,N]	

Table 8-11. CRT DAC Signal Group DC Characteristics: Functional Operating Range (VccADAC = 3.3 V ±5%)

Parameter	Min	Nom	Max	Unit	Notes
DAC Resolution	_	8	_	Bits	1
Max Luminance (full-scale)	0.665	0.7	0.77	V	1, 2, 4 white video level voltage
Min Luminance	_	0	_	V	1, 3, 4 black video level voltage
LSB Current	_	73.2	_	uA	4 , 5
Integral Linearity (INL)	-1	_	1	LSB 1	, 6
Differential Linearity (DNL)	-1	_	1	LSB 1	, 6
Video channel-channel voltage amplitude mismatch	_	_	6	%	7
Monotonicity	Yes				

#### NOTES:

- 1. Measured at each R, G, B termination according to the VESA Test Procedure Evaluation of Analog Display Graphics Subsystems Proposal (Version 1, Draft 4, December 1, 2000).
- 2. Max steady-state amplitude
- 3. Min steady-state amplitude
- 4. Defined for a double 75- ohm termination.
- 5. Set by external reference resistor value.
- 6. INL and DNL measured and calculated according to VESA video signal standards.
- Max full-scale voltage difference among R,G,B outputs (percentage of steady-state fullscale voltage).



Table 8-12. LVDS Interface: Functional Operating Range (VccALVDS =  $3.3 \text{ V} \pm 5\%$ )

Symbol	Parameter	Min	Nom	Max	Unit
VOD	Differential Output Voltage	250	350	450	mV
ΔVOD	Change in VOD between Complementary Output States	_	_	50	mV
VOS O	ffset Voltage	1.125	1.25	1.375	V
ΔVOS	Change in VOS between Complementary Output States	_	_	50	mV
IOs	Output Short Circuit Current	_	-3.5	-10	mA
IOZ	Output TRI-STATE Current	_	±1	<b>±</b> 0	uA

Table 8-13. Display Port Auxiliary Signal Group DC Characteristics

Symbol	Parameter	Min	Nom	Max	Unit
Vaux-diff-p-p	Aux peak-to-peak voltage at a transmitting devices	0.39	ı	1.38	V
	Aux peak-to-peak voltage at a receiving devices	0.32	_	1.36	V
Vaux-term-R	AUX CH termination DC resistance	ı	100	ı	Ω
V-aux-dc-cm	AUX DC common mode voltage	0	_	2	V
V-aux_turn- CM	Aux turn around common mode voltage	_	0.4	V	



## 8.6 AC Characteristics

Table 8-14. PCI Express\* Interface Timings

Symbol	Parameter	Min	Max	Unit	Figures	Notes		
	Transmitter and Receiver Timings							
UI	Unit Interval – PCI Express*	399.88	400.12	ps		5		
T <sub>TX-EYE</sub>	Minimum Transmission Eye Width	0.7	_	UI	8-26	1,2		
T <sub>TX-RISE/</sub>	D+/D- TX Out put Rise/Fall time	_	0.125	UI		1,2		
T <sub>RX-EYE</sub>	Minimum Receiver Eye Width	0.40	_	UI	8-27	3,4		

Table 8-15. HDMI Interface timings (DDP[D:B][3:0])Timings

Symbol	Parameter	Min	Max	Unit	Figures	Notes				
Transmitter and Receiver Timings										
UI	Unit Interval	600	4000	ps		5				
T <sub>TX-EYE</sub>	Minimum Transmission Eye Width	0.8	_	UI		1,2				
T <sub>TX-RISE/Fall</sub>	D+/D- TX Out put Rise/Fall time	_	0.125	UI		1,2				
TMDS Clock Jitter		_	0.25	UI						
T-skew- intra-pair	Intra pair skew at source connector	_	0.15	T <sub>BIT</sub>						
T-skew- inter-pair	Inter pair skew at source connector	_	0.2	Tchar acter						
Duty Cycle	Clock Duty Cycle	10	60%	%						

Table 8-16. SDVO Interface Timings

Symbol	Parameter	Min	Max	Unit	Figures	Notes			
Transmitter and Receiver Timings									
UI	Unit Interval	369.89	1000	ps		5			
T <sub>TX-EYE</sub>	Minimum Transmission Eye Width	0.7	_	UI	8-26	1,2			
T <sub>TX-RISE/</sub>	D+/D- TX Out put Rise/Fall time	_	0.125	UI		1,2			
T <sub>RX-EYE</sub>	Minimum Receiver Eye Width	0.40	_	UI	8-27	3,4			



Table 8-17. DisplayPort Interface Timings (DDP[D:B][3:0])

Symbol	Parameter	Min	Nom	Max	Unit
UI_High_Rate	Unit Interval for High Bit Rate (2.7 Gbps/lane)	370	_	ps	
UI_Low_Rate	Unit Interval for Reduced Bit Rate (1.62 Gbps/lane)	617	_	ps	
Down_Spread_ Amplitude	Link clock down spreading	0	_	0.5	%
Down_Spread_ Frequency	Link clock down-spreading frequency	30	_	33	kHz
Ltx-skew- intrapair	Lane Intra-pair output skew at Tx package pins	_	20	ps	
Ttx-rise/ fall_mismatch_ chipdiff	Lane Intra-pair Rise/Fall time mismatch at Tx package pin	5	%	_	
V <sub>TX-DIFFp-p-level1</sub>	Differential Peak-to-peak Output Voltage level 1	0.34	0.4	0.46	V
V <sub>TX-DIFFp-p-level2</sub>	Differential Peak-to-peak Output Voltage level 2	0.51	0.6	0.68	V
V <sub>TX-DIFFp-p-level3</sub>	Differential Peak-to-peak Output Voltage level 3	0.69	0.8	0.92	V
V <sub>TX-preemp_ratio</sub>	No Pre-emphasis	0	0	0	dB
V <sub>TX-preemp_ratio</sub>	3.5 dB Pre-emphasis Level	2.8	3.5	4.2	dB
V <sub>TX-preemp_ratio</sub>	6.0 dB Pre-emphasis Level	4.8	6	7.2	dB
L <sub>TX-SKEW-</sub> INTER_PAIR	Lane-to-Lane Output Skew at Tx package pins	_	_	2	UI

Table 8-18. DisplayPort Aux Interface

Symbol	Parameter	Min	Nom	Max	Unit
UI	Aux unit interval	0.4	0.5	0.6	us
T- Aux_bus_park	AUX CH bus park time	10	_	_	ns
Tcycle-to-cycle jitter	maximum allowable UI variation within a single transaction at the connector pins of a transmitting device	0.04	UI	_	
	maximum allowable UI variation within a single transaction at the connector pins of a receiving device	0.05	UI		



#### Table 8-19. DDC Characteristics

DDC Signals: CRT\_DDC\_CLK, CRT\_DDC\_DATA, L\_DDC\_CLK, L\_DDC\_DATA, SDVO\_CTRLCLK, SDVO\_CTRLDATA, DDP[D:C]\_CTRLCLK, DDP[D:C]\_CTRLDATA

Symbol	Parameter	Standard Mode	Fast Mode		1 [	Units	
		Max	Min	Max	Min	Max	
F <sub>scl</sub>	Operating Frequency	100	_	400	_	1000	kHz
T <sub>r</sub>	Rise Time <sup>1</sup>	_	_	_	_		ns
T <sub>f</sub>	Fall Time <sup>1</sup>	250	20+0.1Cb <sup>2</sup>	250	_	120	ns

#### NOTE:

- 1.
- Measurement Point for Rise and Fall time:  $V_{IL}(min) V_{IL}(max)$  Cb = total capacitance of one bus line in pF. If mixed with High-speed mode devices, faster fall times according to High-Speed mode  $T_r/T_f$  are allowed. 2.

Table 8-20. LVDS Interface AC characteristics at Various Frequencies (Sheet 1 of 3)

Symbol	Parameter	Min	Nom	Max	Unit	Figures	Notes				
LLHT	LVDS Low-to-High Transition Time	0.25	0.5	0.75	ns	Figure 8-24	1, Across receiver termination				
LHLT	LVDS High-to-Low Transition Time	0.25	0.5	0.75	ns	rigure 6-24	1, Across receiver termination				
Frequency =	Frequency = 40-MHz										
TPPos0	Transmitter Output Pulse for Bit 0	-0.25	0	0.25	ns						
TPPos1	Transmitter Output Pulse for Bit 1	3.32	3.57	3.82	ns						
TPPos2	Transmitter Output Pulse for Bit 2	6.89	7.14	7.39	ns						
TPPos3	Transmitter Output Pulse for Bit 3	10.46	10.71	10.96	ns	Figure 8-25					
TPPos4	Transmitter Output Pulse for Bit 4	14.04	14.29	14.54	ns						
TPPos5	Transmitter Output Pulse for Bit 5	17.61	17.86	18.11	ns						
TPPos6	Transmitter Output Pulse for Bit 6	21.18	21.43	21.68	ns						
TJCC	Transmitter Jitter Cycle-to-Cycle	_	350	370	ps						



Table 8-20. LVDS Interface AC characteristics at Various Frequencies (Sheet 2 of 3)

Symbol	Parameter	Min	Nom	Max	Unit	Figures	Notes
Frequency	= 65-MHz		•		ľ	1	
TPPos0	Transmitter Output Pulse for Bit 0	-0.20	0	0.20	ns		
TPPos1	Transmitter Output Pulse for Bit 1	2.00	2.20	2.40	ns		
TPPos2	Transmitter Output Pulse for Bit 2	4.20	4.40	4.60	ns		
TPPos3	Transmitter Output Pulse for Bit 3	6.39	6.59	6.79	ns	Figure 8-25	
TPPos4	Transmitter Output Pulse for Bit 4	8.59	8.79	8.99	ns		
TPPos5	Transmitter Output Pulse for Bit 5	10.79	10.99	11.19	ns		
TPPos6	Transmitter Output Pulse for Bit 6	12.99	13.19	13.39	ns		
TJCC	Transmitter Jitter Cycle-to-Cycle	_	_	250	ps		
Frequency	= 85–MHz				I.		
TPPos0	Transmitter Output Pulse for Bit 0	-0.20	0	0.20	ns		
TPPos1	Transmitter Output Pulse for Bit 1	1.48	1.68	1.88	ns		
TPPos2	Transmitter Output Pulse for Bit 2	3.16	3.36	3.56	ns		
TPPos3	Transmitter Output Pulse for Bit 3	4.84	5.04	5.24	ns	Figure 8-25	
TPPos4	Transmitter Output Pulse for Bit 4	6.52	6.72	6.92	ns		
TPPos5	Transmitter Output Pulse for Bit 5	8.20	8.40	8.60	ns		
TPPos6	Transmitter Output Pulse for Bit 6	9.88	10.08	10.28	ns		
TJCC	Transmitter Jitter Cycle-to-Cycle	_	_	250	ps		



Table 8-20. LVDS Interface AC characteristics at Various Frequencies (Sheet 3 of 3)

Symbol	Parameter	Min	Nom	Max	Unit	Figures	Notes				
Frequency = 108-MHz											
TPPos0	Transmitter Output Pulse for Bit 0	-0.20	0	0.20	ns						
TPPos1	Transmitter Output Pulse for Bit 1	1.12	1.32	1.52	ns	Figure 8-25					
TPPos2	Transmitter Output Pulse for Bit 2	2.46	2.66	2.86	ns						
TPPos3	Transmitter Output Pulse for Bit 3	3.76	3.96	4.16	ns						
TPPos4	Transmitter Output Pulse for Bit 4	5.09	5.29	5.49	ns						
TPPos5	Transmitter Output Pulse for Bit 5	6.41	6.61	6.81	ns						
TPPos6	Transmitter Output Pulse for Bit 6	7.74	7.94	8.14	ns						
TJCC	Transmitter Jitter Cycle-to-Cycle	_	_	250	ps						

#### Table 8-21. CRT DAC AC Characteristics

Parameter	Min	Nom	Max	Units	Notes
Pixel Clock Frequency		400		MHz	
R, G, B Video Rise Time	0.25	_	1.25	ns	1, 2, 8 (10-90% of black-to-white transition, @ 400-MHz pixel clock)
R, G, B Video Fall Time	0.25	_	1.25	ns	1, 3, 8 (90-10% of white-to-black transition, @ 400-MHz pixel clock)
Settling Time		0.75		ns	1, 4, 8 @ 400-MHz pixel clock
Video channel-to-channel output skew		0.625		ns	1, 5, 8 @ 400-MHz pixel clock
Overshoot/ Undershoot	-0.084	_	+0.084	V	1, 6, 8 Full-scale voltage step of 0.7 V
Noise Injection Ratio		2.5		%	1, 7, 8

#### NOTES:

- 1. Measured at each R, G, B termination according to the VESA Test Procedure Evaluation of Analog Display Graphics Subsystems Proposal (Version 1, Draft 4, December 1, 2000).
- 2. R, G, B Max Video Rise/Fall Time: 50% of minimum pixel clock period.
- 3. R, G, B Min Video Rise/Fall Time: 10% of minimum pixel clock period.
- 4. Max settling time: 30% of minimum pixel clock period.
- 5. Video channel-channel output skew: 25% of minimum pixel clock period.
- 6. Overshoot/undershoot: ±12% of black-white video level (full-scale) step function.
- 7. Noise injection ratio: 2.5% of maximum luminance voltage (dc to max. pixel frequency).
- 8. R, G, B AC parameters are strongly dependent on the board implementation



Table 8-22. Clock Timings (Sheet 1 of 3)

Sym	Parameter	Min	Max	Unit	Notes	Figure
	PCI Clock (CLKC	OUT_PCI[	4:0])	I.	I.	l
t1	Period	29.566	30.584	ns		8-9
t2	High Time	10.826	17.850	ns		8-9
t3	Low Time	10.426	17.651	ns		8-9
	Duty Cycle	40	60	%		
t4	Rising Edge Rate	1.0	4	V/ns		8-9
t5	Falling Edge Rate	1.0	4	V/ns		8-9
	Jitter	_	500	ps	7,9	
	14 MHz Flex Clock (	CLKOUTF	LEX[3:0])			l.
t6	Period	69.820	69.862	ns		8-9
t7	High Time	29.975	38.467	ns		8-9
t8	Low Time	29.575	38.267	ns		8-9
	Duty Cycle	40	60	%		
-	Rising Edge Rate	1.0	4	V/ns	5	
-	Falling dge <b>E</b> te R	1.0	4	V/ns	5	
	Jitter	_	1000	ps	7,9	
	48 MHz Flex Clock	(CLKOUT	(FLEX3)			
t9	Period	20.831	20.835	ns	1	8-9
t10	High Time	8.217	11.152	ns		8-9
t11	Low Time	7.817	10.952	ns		8-9
	Duty Cycle	40	60	%		
-	Rising Edge Rate	1.0	4	V/ns	5	
-	Falling dge <b>E</b> te R	1.0	4	V/ns	5	
	Jitter	_	350	ps	7,9	
	CLKOUT_BCLK	([1:0]_[P	,N]	I.	I.	
Period	Period SSC On	7.349	7.688	ns		8-28
Period	Period SSC Off	7.349	7.651	ns		8-28
DtyCyc	Duty Cycle	40	60	%		8-28
V_Swing	Differential Output Swing	300		mV		8-28
Slew_rise	Rising Edge Rate	1.5	4	V/ns		8-28
Slew_fall	Falling Edge Rate	1.5	4	V/ns		8-28
	Jitter (CLKOUT_BCLK[0]_P:N])	_	150	ps	7,9	
	Jitter (CLKOUT_BCLK[1]_P:N])	_	350	ps	7,9	
	BCLK Input (CLKI	N_BCLK_	[P:N])	1	1	ı
Period	Period SSC on	7.349	7.688	ns		8-28
Period	Period SSC Off	7.349	7.651	ns		8-28
	Slew Rate	1	8	V/ns	7	
	Input Jitter (see Clock Chip Specification)	-	150	ps	8	
	•	•				•



Table 8-22. Clock Timings (Sheet 2 of 3)

Sym	Parameter	Min	Max	Unit	Notes	Figure
	CLKOUT_E	P_[P,N]				I
Period	Period SSC On	7.983	8.726	ns		8-28
Period	Period SSC Off	7.983	8.684	ns		8-28
DtyCyc	Duty Cycle	40	60	%		8-28
V_Swing	Differential Output Swing	300	_	mV		8-28
Slew_rise	Rising Edge Rate	1.5	4	V/ns		8-28
Slew_fall	Falling Edge Rate	1.5	4	V/ns		8-28
	Jitter		350	ps	7,9	
C	LKOUT_PCIE[7:0], CLKOUT_DMI_	[P,N], CL	KOUT_PE	G_[B:A]	_[P,N]	
Period	Period SSC On	9.849	10.201	ns		8-28
Period	Period SSC Off	9.849	10.151	ns		8-28
DtyCyc	Duty Cycle	40	60	%		8-28
V_Swing	Differential Output Swing	300	_	mV		8-28
Slew_rise	Rising Edge Rate	1.5	4	V/ns		8-28
Slew_fall	Falling Edge Rate	1.5	4	V/ns		8-28
	Jitter		150	ps	7,9,10	
	SMBus/SMLink Clock (S	MBCLK, S	SML[1:0]C	LK)		
f <sub>smb</sub>	Operating Frequency	10	100	KHz		
t22	High time	4.0	50	μS	2	8-18
t23	Low time	4.7	_	μS		8-18
t24	Rise time	_	1000	ns		8-18
t25	Fall time	_	300	ns		8-18
	HDA_BCLK (Intel <sup>®</sup> Hi	gh Defini	tion Audio	)		
f <sub>HDA</sub>	Operating Frequency	2	4.0	MHz		
	Frequency Tolerance	_	100	ppm		
t26a	Input Jitter (see Clock Chip Specification)	_	300	ppm		
t27a	High Time (Measured at 0.75 Vcc)	18.75	22.91	ns		8-9
t28a	Low Time (Measured at 0.35 Vcc)	18.75	22.91	ns		8-9
SATA Cloc	k and DMI Clock (CLKIN_SATA_[F	P:N], CLK	IN_DMI_[	P:N]) fro	om a clo	ck chip
t36	Period	9.997	10.0533	ns		
	Slew rate	1	8	V/ns		
	Input Jitter (see Clock Chip Specification)	_	150	ps	7	
	DOT 96MHz (CLKIN_DOT9	6[P,N]) f	rom a cloc	k chip		•
t36	Period	10.066	10.768	ns		
	Slew rate	1	8	V/ns		
	Input Jitter (see Clock Chip Specification)	_	350	ps	7	



Table 8-22. Clock Timings (Sheet 3 of 3)

Sym	Parameter	Min Max		Unit	Notes	Figure			
	Suspend Cloc	k (SUSCL	_K)						
f <sub>susclk</sub>	Operating Frequency	32		kHz	4				
t39	High Time	10	_	μS	4				
t39a	Low Time	10	_	μS	4				
Intel <sup>®</sup> Quiet System Technology									
f <sub>pwm</sub>	PWM Operating Frequency	10	28,000	Hz					
	SPI_	CLK							
Slew_Rise	Output Rise Slew Rate (0.2Vcc - 0.6Vcc)	1	4	V/ns	7	8-27			
Slew_Fall	Output Fall Slew Rate (0.6Vcc - 0.2Vcc)	1	4	V/ns	7	8-27			
	XTAL25_IN/X	TAL25_C	DUT						
ppm	Crystal Tolerance Cut Accuracy Max		35 ppm (	@ 25 °C	±3 °C)				
ppm	Temperature Stability Max		30 ppm @	(-10 °C t	o 70 °C)				
ppm	Aging Max			5 ppm					

- 1. The CLK48 expects a 40/60% duty cycle.
- 2. The maximum high time (t18 Max) provide a simple ensured method for devices to detect bus idle conditions.
- 3. BCLK Rise and Fall times are measured from 10%VDD and 90%VDD.
- 4. SUSCLK duty cycle can range from 30% minimum to 70% maximum.
- 5. Edge rates in a system as measured from 0.8 V to 2.0 V.
- 6. The active frequency can be 5 MHz, 50 MHz, or 62.5 MHz depending on the interface speed. Dynamic changes of the normal operating frequency are not allowed.
- 7. Testing condition: 1 KOhm pull up to Vcc, 1 KOhm pull down and 10 pF pull down and 1/2 inch trace (see Figure 8-29 for more detail).
- 8. Jitter is specified as cycle to cycle measured in pico seconds. Period min and max includes cycle to cycle jitter.
- 9. On all jitter measurements care should be taken to set the zero crossing voltage (for rising edge) of the clock to be the point where the edge rate is the fastest. Using a Math function = Average(Derivavitive(Ch1)) and set the averages to 64, place the cursors where the slope is the highest on the rising edge—usually this lower half of the rising edge. The reason this is defined is for users trying to measure in a system it is impossible to get the probe exactly at the end of the Transmission line with large Flip Chip components, this results in a reflection induced ledge in the middle of the rising edge and will significantly increase measured jitter.
- 10. Phase jitter requirement: The designated Gen2 outputs will meet the reference clock jitter requirements from the *PCI Express Gen2 Base Specification*. The test is to be performed on a component test board under quiet conditions with all clock outputs on. Jitter analysis is performed using a standardized tool provided by the PCI SIG. Measurement methodology is defined in Intel document "PCI Express Reference Clock Jitter Measurements". Note that this is not for CLKOUT\_PCIE[7:0].
- 11.
- 12. Crystal Specifications provided are guidelines and applies when a 25 MHz crystal is used on the platform. Total of crystal cut accuracy, temperature stability, frequency variations due to parasitics and load capacitances and aging is recommended to be less than 90 ppm.



Table 8-23. PCI Interface Timing

Sym	Parameter	Min	Max	Units	Notes	Figure
t40	AD[31:0] Valid Delay	2	11	ns	1	8-10
t41	AD[31:0] Setup Time to PCICLK Rising	7	_	ns		8-11
t42	AD[31:0] Hold Time from PCICLK Rising	0	_	ns		8-11
t43	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, PAR, PERR#, PLOCK#, DEVSEL# Valid Delay from PCICLK Rising	2	11	ns	1	8-10
t44	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, PAR, PERR#, PLOCK#, IDSEL, DEVSEL# Output Enable Delay from PCICLK Rising	2		ns		8-14
t45	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, PERR#, PLOCK#, DEVSEL#, GNT[A:B]# Float Delay from PCICLK Rising	2	28	ns		8-12
t46	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, SERR#, PERR#, DEVSEL#, Setup Time to PCICLK Rising	7		ns		8-11
t47	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, SERR#, PERR#, DEVSEL#, REQ[A:B]# Hold Time from PCLKIN Rising	0	_	ns		8-11
t48	PCIRST# Low Pulse Width	1		ms		8-13
t49	GNT[3:0]# Valid Delay from PCICLK Rising	2	12	ns		
t50	REQ[3:0]# Setup Time to PCICLK Rising	12	_	ns		

#### NOTE:

1. See note 3 of table 4-4 in Section 4.2.2.2 and note 2 of table 4-6 in Section 4.2.3.2 of the *PCI Local Bus Specification*, Revision 2.3 for measurement details.



Table 8-24. Universal Serial Bus Timing

Sym	Parameter	Min	Max	Units	Notes	Fig
	Full-speed So	urce (N	lote 7)			
t100	USBPx+, USBPx- Driver Rise Time	4	20	ns	1, C <sub>L</sub> = 50 pF	8-15
t101	USBPx+, USBPx- Driver Fall Time	4	20	ns	1, C <sub>L</sub> = 50 pF	8-15
t102	Source Differential Driver Jitter - To Next Transition - For Paired Transitions	-3.5 -4	3.5 4	ns ns	2, 3	8-16
t103	Source SE0 interval of EOP	160	175	ns	4	8-17
t104	Source Jitter for Differential Transition to SE0 Transition	-2	5	ns	5	
t105	Receiver Data Jitter Tolerance - T o Next Transition - For Paired Transitions	-18.5 -9	18.5 9	ns ns	3	8-16
t106	EOP Width: Must accept as EOP	82	_	ns	4	8-17
t107	Width of SE0 interval during differential transition	_	14	ns		
	Low-speed Sc	ource (N	lote 8)			
t108	USBPx+, USBPx - Driver Rise Time	75	300	ns	1, 6 C <sub>L</sub> = 50 pF C <sub>L</sub> = 350 pF	8-15
t109	USBPx+, USBPx - Driver Fall Time	75	300	ns	1,6 C <sub>L</sub> = 50 pF C <sub>L</sub> = 350 pF	8-15
t110	Source Differential Driver Jitter To Next Transition For Paired Transitions	-25 -14	25 14	ns ns	2, 3	8-16
t111	Source SE0 interval of EOP	1.25	1.50	μs	4	8-17
t112	Source Jitter for Differential Transition to SE0 Transition	-40	100	ns	5	
t113	Receiver Data Jitter Tolerance - To Next Transition - For Paired Transitions	-152 -200	152 200	ns ns	3	8-16
t114	EOP Width: Must accept as EOP	670	_	ns	4	8-17
t115	Width of SE0 interval during differential transition	_	210	ns		

#### NOTES:

- 1. Driver output resistance under steady state drive is specified at 28 ohms at minimum and 43 ohms at maximum.
- 2. Timing difference between the differential data signals.
- 3. Measured at crossover point of differential data signals.
- 4. Measured at 50% swing point of data signals.
- 5. Measured from last crossover point to 50% swing point of data line at leading edge of EOP.



- 6. Measured from 10% to 90% of the data signal.
- 7. Full-speed Data Rate has minimum of 11.97 Mb/s and maximum of 12.03 Mb/s.
- 8. Low-speed Data Rate has a minimum of 1.48 Mb/s and a maximum of 1.52 Mb/s.

#### **Table 8-25. SATA Interface Timings**

Sym	Parameter	Min	Max	Units	Notes	Figure
UI	Gen I Operating Data Period	666.43	670.23	ps		
UI-2	Gen II Operating Data Period (3Gb/s)	333.21	335.11	ps		
t120	Rise Time	0.15	0.41	UI	1	
t121	Fall Time	0.15	0.41	UI	2	
t122	TX differential skew	_	20	ps		
t123	COMRESET	310.4	329.6	ns	3	
t124	COMWAKE transmit spacing	103.5	109.9	ns	3	
t125	OOB Operating Data period	646.67	686.67	ns	4	

#### NOTES:

- 1. 20% 80% at transmitter
- 2. 80% 20% at transmitter
- 3. As measured from 100 mV differential crosspoints of last and first edges of burst.
- 4. Operating data period during Out-Of-Band burst transmissions.

#### Table 8-26. SMBus Timing

Sym	Parameter	Min	Max	Units	Notes	Fig
t130	Bus Free Time Between Stop and Start Condition	4.7	_	μs		8-18
t131	Hold Time after (repeated) Start Condition. After this period, the first clock is generated.	4.0	1	μs		8-18
t132	Repeated Start Condition Setup Time	4.7	_	μs		8-18
t133	Stop Condition Setup Time	4.0	_	μs		8-18
t134	Data Hold Time	0	_	ns	4	8-18
t135	Data Setup Time	250	_	ns		8-18
t136	Device Time Out	25	35	ms	1	
t137	Cumulative Clock Low Extend Time (slave device)	_	25	ms	2	8-19
t138	Cumulative Clock Low Extend Time (master device)	_	10	ms	3	8-19

#### NOTES:

- 1. A device will timeout when any clock low exceeds this value.
- 2. t137 is the cumulative time a slave device is allowed to extend the clock cycles in one message from the initial start to stop. If a slave device exceeds this time, it is expected to release both its clock and data lines and reset itself.
- 3. t138 is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from start-to-ack, ack-to-ack or ack-to-stop.
- 4. t134 has a minimum timing for I<sup>2</sup>C of 0 ns, while the minimum timing for SMBus is 300 ns.



Table 8-27. Intel® High Definition Audio Timing

Sym	Parameter	Min	Max	Units	Notes	Fig
t143	Time duration for which HDA_SD is valid before HDA_BCLK edge.	7	_	ns		8-21
t144	Time duration for which HDA_SDOUT is valid after HDA_BCLK edge.	7	_	ns		8-21
t145	Setup time for HDA_SDIN[3:0] at rising edge of HDA_BCLK	15	_	ns		8-21
t146	Hold time for HDA_SDIN[3:0] at rising edge of HDA_BCLK	0	_	ns		8-21

### Table 8-28. LPC Timing

Sym	Parameter	Min	Max	Units	Notes	Fig
t150	LAD[3:0] Valid Delay from PCICLK Rising	2	11	ns		8-10
t151	LAD[3:0] Output Enable Delay from PCICLK Rising	2	_	ns		8-14
t152	LAD[3:0] Float Delay from PCICLK Rising	_	28	ns		8-12
t153	LAD[3:0] Setup Time to PCICLK Rising	7	_	ns		8-11
t154	LAD[3:0] Hold Time from PCICLK Rising	0	_	ns		8-11
t155	LDRQ[1:0]# Setup Time to PCICLK Rising	12	_	ns		8-11
t156	LDRQ[1:0]# Hold Time from PCICLK Rising	0	_	ns		8-11
t157	eE# Valid Delay from PCICLK Rising	2	12	ns		8-10

### Table 8-29. Miscellaneous Timings

Sym	Parameter	Min	Max	Units	Notes	Fig
t160	SERIRQ Setup Time to PCICLK Rising	7	_	ns		8-11
t161	SERIRQ Hold Time from PCICLK Rising	0	_	ns		8-11
t162	RI#, EXTSMI#, GPIO, USB Resume Pulse Width	2	_	RTCCLK		8-13
t163	SPKR Valid Delay from OSC Rising	_	200	ns		8-10
t164	SERR# Active to NMI Active	_	200	ns		
t165	IGNNE# Inactive from FERR# Inactive	_	230	ns		



Table 8-30. SPI Timings (20 MHz)

Sym	Parameter	Min	Max	Units	Notes	Fig
t180a	Serial Clock Frequency - 20M Hz Operation	17.06	18.73	MHz	1	
t183a	Tco of SPI_MOSI with respect to serial clock falling edge at the host	-5	13	ns		8-20
t184a	Setup of SPI_MISO with respect to serial clock falling edge at the host	16	_	ns		8-20
t185a	Hold of SPI_MISO with respect to serial clock falling edge at the host	0	_	ns		8-20
t186a	Setup of SPI_CS[1:0]# assertion with respect to serial clock rising at the host	30	_	ns		8-20
t187a	Hold of SPI_CS[1:0]# de-assertion with respect to serial clock falling at the host	30	_	ns		8-20
t188a	SPI_CLK high time	26.37	_	ns		8-20
t189a	SPI_CLK low time	26.82	ı	ns		8-20

#### NOTE:

- 1. The typical clock frequency driven by the PCH is 17.86 MHz.
- 2. Measurement point for low time and high time is taken at 0.5(VccME3\_3)

Table 8-31. SPI Timings (33 MHz)

Sym	Parameter	Min	Max	Units	Notes	Fig
t180b	Serial Clock Frequency - 33 MHz Operation	29.83	32.81	MHz	1	
t183b	Tco of SPI_MOSI with respect to serial clock falling edge at the host	-5	5	ns		8-20
t184b	Setup of SPI_MISO with respect to serial clock falling edge at the host	8	_	ns		8-20
t185b	Hold of SPI_MISO with respect to serial clock falling edge at the host	0	_	ns		8-20
t186b	Setup of SPI_CS[1:0]# assertion with respect to serial clock rising at the host	30	-	ns		8-20
t187b	Hold of SPI_CS[1:0]# de-assertion with respect to serial clock falling at the host	30	_	ns		8-20
t188b	SPI_CLK High time	14.88	-	ns		8-20
t189b	SPI_CLK Low time	15.18	-	ns		8-20

#### NOTE:

- 1. The typical clock frequency driven by the PCH is 31.25 MHz.
- 2. Measurement point for low time and high time is taken at 0.5(VccME3\_3).



Table 8-32. SPI Timings (50 MHz)

Sym	Parameter	Min	Max	Units	Notes	Fig
t180c	Serial Clock Frequency - 50MHz Operation	46.99	53.40	MHz	1	
t183c	Tco of SPI_MOSI with respect to serial clock falling edge at the host	-3	3	ns		8-20
t184c	Setup of SPI_MISO with respect to serial clock falling edge at the host	8	_	ns		8-20
t185c	Hold of SPI_MISO with respect to serial clock falling edge at the host	0	_	ns		8-20
t186c	Setup of SPI_CS[1:0]# assertion with respect to serial clock rising edge at the host	30	_	ns		8-20
t187c	Hold of SPI_CS[1:0]# assertion with respect to serial clock rising edge at the host	30	_	ns		8-20
t188c	SPI_CLK High time	7.1	_	ns	2, 3	8-20
t189c	SPI_CLK Low time	11.17	_	ns	2, 3	8-20

#### NOTE:

- Typical clock frequency driven by the PCH is 50 MHz. This frequency is not available for ES1 samples.
- 2. When using 50 MHz mode ensure target flash component can meet t188c and t189c specifications.
- 3. Measurement point for low time and high time is taken at 0.5(VccME3\_3).

Table 8-33. SST Timings

Sym	Parameter	Min	Max	Units	Notes	Fig
t <sub>BIT</sub>	Bit time (overall time evident on SST)	0.495	500	μs	1	_
CBII	Bit time driven by an originator	0.495	250	μs	_	
t <sub>BIT,</sub> jitter	Bit time jitter between adjacent bits in an SST message header or data bytes after timing has been negotiated	_	_	%		
t <sub>BIT</sub> ,drift	Change in bit time across a SST address or SST message bits as driven by the originator. This limit only applies across $t_{BIT-A}$ bit drift and $t_{BIT-M}$ drift.	_	_	%		
t <sub>H1</sub>	High level time for logic '1'	0.6	8.0	x t <sub>BIT</sub>	2	
t <sub>H0</sub>	High level time for logic '0'	0.2	0.4	x t <sub>BIT</sub>		
t <sub>SSTR</sub>	Rise time (measured from $V_{OL}$ = 0.3 V to $V_{IH,min}$ )	_	25 + 5	ns/ node		
t <sub>SSTF</sub>	Fall time (measured from $V_{OH}$ = 1.1 V to $V_{IL,max}$ )	_	33	ns/ node		

#### NOTES:

- 1. The originator must drive a more restrictive time to allow for quantized sampling errors by a client yet still attain the minimum time less than 500  $\mu$ s.  $t_{BIT}$  limits apply equally to  $t_{BIT}$  A and  $t_{BIT}$ M. PCH is targeted on 1 Mbps which is 1  $\mu$ s bit time.
- 2. The minimum and maximum bit times are relative to  $t_{\mbox{\footnotesize{BIT}}}$  defined in the Timing Negotiation pulse.
- 3.  $t_{BIT}$ A is the negotiated address bit time and  $t_{BIT}$ M is the negotiated message bit time.



### Table 8-34. PECI Timings

Sym	Parameter	Min	Max	Units	Notes	Fig
t <sub>BIT</sub>	Bit time (overall time evident on PECI) Bit time driven by an originator	0.495 0.495	500 250	μs μs	1	
t <sub>BIT</sub> , jitter	Bit time jitter between adjacent bits in an PECI message header or data bytes after timing has been negotiated	_	_	%		
t <sub>BIT</sub> ,drift	Change in bit time across a PECI address or PECI message bits as driven by the originator. This limit only applies across $t_{BIT-A}$ bit drift and $t_{BIT-M}$ drift.	_	_	%		
t <sub>H1</sub>	High level time for logic '1'	0.6	0.8	x t <sub>BIT</sub>	2	
t <sub>H0</sub>	High level time for logic '0'	0.2	0.4	x t <sub>BIT</sub>		
t <sub>PECIR</sub>	Rise time (measured from VOL to VIH,min, Vtt(nom) -5%)	_	30 + 5	ns/ node	3	
t <sub>PECIF</sub>	Fall time (measured from $V_{OH}$ to $V_{IL}$ ,max, $Vtt(nom) +5\%$ )	_	30	ns/ node	3	

#### NOTES:

- 1. The originator must drive a more restrictive time to allow for quantized sampling errors by a client yet still attain the minimum time less than 500  $\mu$ s.  $t_{BIT}$  limits apply equally to  $t_{BIT-A}$  and  $t_{BIT-M}$ . PCH is targeted on 2 MHz which is 500 ns bit time.
- 2. The minimum and maximum bit times are relative to  $t_{\mbox{\footnotesize{BIT}}}$  defined in the Timing Negotiation pulse.
- 3. Extended trace lengths may appear as additional nodes.
- 4.  $t_{BIT}$ -A is the negotiated address bit time and  $t_{BIT}$ -M is the negotiated message bit time.



# 8.7 Power Sequencing and Reset Signal Timings

Table 8-35. Power Sequencing and Reset Signal Timings (Sheet 1 of 3)

Sym	Parameter	Min	Max	Units	Notes	Fig
t200	VccRTC active to RTCRST# inactive	9	_	ms		8-1
t201	VccSUS active to RSMRST# inactive	10	_	ms	1	8-1
t202	RSMRST# inactive to SUSCLK toggling	97	_	ms	2	8-1
t203	SLP_S5# high to SLP_S4# high	30		us	3	8-2
t204	SLP_S4# high to SLP_S3# high	30		us	4	8-2
t205	VccCORE stable to PWROK active	10	_	ms	5	8-2, 8-3
t206	PWROK deglitch time	1	_	ms	6	8-2, 8-3
t207	VccLAN & VccME stable to MEPWROK high	1	_	ms		8-2, 8-4
t208	Clock chip clock outputs to PWROK high	1	_	ms		8-2 <b>,</b> 8-3
t209	PWROK active to PROCPWRGD active	See Note 7	_	ms	7	8-2 <b>,</b> 8-3
t210	PROCPWRGD high to SUS_STAT# high	1	_	ms		8-2 <b>,</b> 8-3
t211	SUS_STAT# high to PLTRST# high	60	_	us		8-2, 8-3
t212	LAN_RST# de-assertion or MEPWROK assertion (whichever comes first) to SPI message	500	_	us		8-4
t213	MEPWROK asserted to CL_RST# de- asserted (Mobile Only)	500	_	us	8	8-4
t214	DMI message and all PCI Express ports and DMI in L2/L3 state to SUS_STAT# active	60	_	us		8-5
t215	SUS_STAT# active to STP_PCI# active	60	_	us		8-5
t216	STP_PCI# active to PLTRST# active	150	_	us		8-5
t217	PLTRST# active to PROCPWRGD inactive	30	_	us		8-5
t218	PROCPWRGD deassetion to clocks invalid	10	_	us		8-5
t219	Clocks invalid to SLP_S3# assertion	1	_	us		8-5
t220	SLP_S3# low to SLP_S4# low	30	_	us		8-5
t221	SLP_S4# low to SLP_S5# low	30	_	us		8-5
t222	SLP_S3# active to PWROK de-asserted	0	_			8-5
t223	PWROK rising to DRAMPWRGD rising	0	_	us		8-6
t224	DRAMPWRGD falling to SLP_S4# falling	-100	_	ns	9	8-6



Table 8-35. Power Sequencing and Reset Signal Timings (Sheet 2 of 3)

Sym	Parameter	Min	Max	Units	Notes	Fig
t225	VccRTC supply active to VccSus supplies active	0	_	ms	1, 10	8-1
t226	RTCRST# high to RSMRST# high	20	_	ns		8-1
t227	VccSUS supplies high to VccME3_3 high	0	_	ms	1	
t228	LAN Power Rails active to LAN_RST# de-assertion	1	_	ms	11	
t229	VccME high to Vcc1_05 high	0	_	ms		8-2
t230	MEPWROK high to PWROK high	0	_	ms		8-2
t231	PWROK low to Vcc falling	40	_	ns	12, 13, 14	
t232	MEPWROK falling to VccME or VccME3_3 falling	40	_	ns	14	
t233	SLP_S3# falling to Vcc falling	5	_	us	12, 13	
t234	LAN_RST# rising to VccLAN falling	40	_	ns	13, 14	
t235	RSMRST# falling to VccSUS falling	40	_	ns	1, 13, 14	
t236	RTCRST# falling to VccRTC falling	0	_	ms		
t237	SLP_LAN# (or LANPHYPC) rising to Intel LAN Phy power high and stable	_	20	ms		
t238	RSMRST# falling to any of VccSUS supplies, VccME, VccME3_3, or Vcc falling	40	_	ns	1, 12, 13, 14	
t239	V5REF_Sus active to VccSus3_3 active	0	_	ms	15	
t240	V5REF active to Vcc3_3 active	See Note 15	_	ms	15	
t241	VccSus supplies active to Vcc supplies active	0	_	ms	1, 12	
t242	HDA_RST# active low pulse width	1	_	μS		
t243	HDA_RST# inactive to HDA_BIT_CLK startup delay	170	_	μS		
t244	VccSus active to SLP_S5#, SLP_S4#, SLP_S3#, SUS_STAT#, PLTRST# and PCIRST#active	-	50	ns		
t245	RSMRST# de-assertion to SLP_S5# de-assertion	97	_	ms	16, 2	
t246	S4 Wake Event to SLP_S4# inactive (S4 Wake)	See Note Below			3	
t247	S3 Wake Event to SLP_S3# inactive (S3 Wake)	See Note Below			4	
t248	SLP_M# inactive to SLP_S3# inactive	_	±10	ns		
t250	LANRST# assertion to PWROK assertion	0	_	ms		



Table 8-35. Power Sequencing and Reset Signal Timings (Sheet 3 of 3)

Sym	Parameter	Min	Max	Units	Notes	Fig
t251	RSMRST# de-assertion to MEPWROK assertion	0	_	ms		
t252	THRMTRIP# active to SLP_S3#, SLP_S4#, SLP_S5# active	_	175	ns		
t253	RSMRST# rising edge transition from 20% to 80%	_	50	μS		
t254	RSMRST# falling edge ransition	_	_	_	17	

#### NOTES:

- 1. VccSus supplies include VccSus3\_3, V5REF\_Sus, VccSusHDA, VccLAN (if LAN powered in S3/S4/S5), and VccME3\_3 and VccME (if Intel® ME powered in S3/S4/S5).
- 2. This timing is a nominal value counted using RTC clock. If RTC clock isn't already stable at the rising edge of RSMRST#, this timing could be shorter or longer than the specified value.
- 3. Dependency on SLP\_S4# and SLP\_M# stretching
- 4. Dependency on SLP\_S3# and SLP\_M# stretching
- 5. It is required that the power rails associated with PCI/PCIe (typically the 3.3 V, 5 V, and 12 V core well rails) have been valid for 99 ms prior to PWROK assertion to comply with the 100 ms PCI/PCIe 2.0 specification on PLTRST# de-assertion. System designers must ensure the requirement is met on the platforms.
- 6. Ensure PWROK is a solid logic '1' before proceeding with the boot sequence. NOTE: If PWROK drops after t206 it will be considered a power failure.
- t209 minimum timing selectable as 1 ms (recommended), 5 ms, 50 ms, or 100 ms using bits 9:8 of PCHSTRP15.
- 8. Requires SPI messaging to be completed.
- The negative min timing implies that DRAMPWRGD must either fall before SLP\_S4# or within 100 ns after it.
- 10. The VccSus supplies must never be active while the VccRTC supply is inactive.
- Measured from VccLAN power within voltage specification to LAN\_RST# = (Vih+Vil)/2. The rising edge of LAN\_RST# needs to be a clean, monotonic edge for frequency content below 10 MHz.
- 12. Vcc includes VccIO, VccCORE, Vcc3\_3, VccADPLLA, VccADPLLB, VccADAC, V5REF, V\_CPU\_IO, VccDMI, VccLAN (if LAN only power in S0), VccALVDS (mobile only), VccTX\_LVDS (mobile only), and VccME3\_3 and VccME (if Intel® ME only powered in S0).
- A Power rail is considered to be inactive when the rail is at its nominal voltage minus 5% or less.
- 14. Board design may meet (t231 AND t232 AND t234 AND t235) OR (t238).
- 15. V5REF must be powered up before Vcc3\_3, or after Vcc3\_3 within 0.7 V. Also, V5REF must power down after Vcc3\_3, or before Vcc3\_3 within 0.7 V. V5REF\_Sus must be powered up before VccSus3\_3, or after VccSus3\_3 within 0.7 V. Also, V5REF\_Sus must power down after VccSus3\_3, or before VccSus3\_3 within 0.7 V.
- 16. If RTC clock is not already stable at RSMRST# rising edge, this time may be longer.
- 17. RSMRST# falling edge must transition to 0.8 V or less before VccSus3\_3 drops to 2.9 V



## 8.8 Power Management Timing Diagrams

Figure 8-1. G3 w/RTC Loss to \$4/\$5 Timing Diagram




Figure 8-2. S5 to S0 Timing Diagram






Figure 8-3. S3/M3 to S0 Timing Diagram




Figure 8-4. S5/Moff - S5/M3 Timing Diagram






Figure 8-5. S0 to S5 Timing Diagram





Figure 8-6. DRAMPWRGD Timing Diagram





# 8.9 AC Timing Diagrams

Figure 8-7. Clock Cycle Time




Figure 8-8. Transmitting Position (Data to Strobe)




Figure 8-9. Clock Timing






Figure 8-10. Valid Delay from Rising Clock Edge




Figure 8-11. Setup and Hold Times




Figure 8-12. Float Delay




Figure 8-13. Pulse Width






Figure 8-14. Output Enable Delay




Figure 8-15. USB Rise and Fall Times




Figure 8-16. USB Jitter






Figure 8-17. USB EOP Width




Figure 8-18. SMBus Transaction




Figure 8-19. SMBus Timeout






Figure 8-20. SPI Timings




Figure 8-21. Intel® High Definition Audio Input and Output Timings






Figure 8-22. Dual Channel Interface Timings




Figure 8-23. Dual Channel Interface Timings




Figure 8-24. LVDS Load and Transition Times






Figure 8-25. Transmitting Position (Data to Strobe)




Figure 8-26. PCI Express Transmitter Eye






Figure 8-27. PCI Express Receiver Eye






Figure 8-28. Measurement Points for Differential Waveforms.







Figure 8-29. PCH Test Load



§§



# 9 Register and Memory Mapping

The PCH contains registers that are located in the processor's I/O space and memory space and sets of PCI configuration registers that are located in PCI configuration space. This chapter describes the PCH I/O and memory maps at the register-set level. Register access is also described. Register-level address maps and Individual register bit descriptions are provided in the following chapters. The following notations and definitions are used in the register/instruction description chapters.

**RO** Read Only. In some cases, if a register is real only, writes to this

register location have no effect. However, in other cases, two separate registers are located at the samelocation where a read accesses one of the registers and a write accesses the other register. See the I/O and memory map tables for details.

WO Write Only. In some cases, if a register iswrite only, reads to this

register location have no effect. However, in other cases, two separate registers are located at the samelocation where a read accesses one of the registers and a write accesses the other register. See the I/O and memory map tables for details.

**R/W** Read/Write. A register with this attribute can be read and

written.

**R/WC** Read/Write Clear. A register bit with this attribute can be read

and written. However, a write of 1 clears (sets to 0) the

corresponding bit and a write of 0 has no effect.

**R/WO** Read/Write-Once. A register bit with this attribute can be

written only once after power up. After the first write, the bit

becomes read only.

**R/WLO** Read/Write, Lock-Once. A register bit with this attribute can be

written to the non-locked value multiple times, but to the locked value only once. After the locked value has been written, the bit

becomes read only.

**Reserved** The value of reserved bits must never be changed. For details

see Section 9.2.

**Default** When the PCH is reset, it sets its registers to predetermined

default states. The default state represents the minimum functionality feature set required to successfully bring up the system. Hence, it does not represent the optimal system configuration. It is the responsibility of the system initialization software to determine configuration, operating parameters, and optional system features that are applicable, and to program the

PCH registers accordingly.

**Bold** Register bits that are highlighted in bold text indicate that the

bit is implemented in the PCH. Register bits that are not implemented or are hardwired will remain in plain text.



#### 9.1 PCI Devices and Functions

The PCH incorporates a variety of PCI devices and functions, as shown in Table 9-1. They are divided into seven logical devices for consumer SKUs. The first is the DMI-To-PCI bridge (Device 30). The second device (Device 31) contains most of the standard PCI functions that always existed in the PCI-to-ISA bridges (South Bridges), such as the Intel<sup>®</sup> PIIX4. The third and fourth (Device 29 and Device 26) are the USB and USB2 host controller devices. The fifth (Device 28) is PCI Express device. The sixth (Device 27) is HD Audio controller device. The seventh (Device 25) is the Gigabit Ethernet controller device. The eighth device (Device 22) is the Intel<sup>®</sup> Management Engine Interface (Intel<sup>®</sup> MEI).

If for some reason, the particular system platform does not want to support any one of the Device Functions, with the exception of D30:F0 and D23:F0 can individually be disabled. The integrated Gigabit Ethernet controller will be disabled if no Platform LAN Connect component is detected (See Chapter 5.3). When a function is disabled, it does not appear at all to the software. A disabled function will not respond to any register reads or writes, insuring that these devices appear hidden to software.

#### Table 9-1. PCI Devices and Functions

Bus:Device:Function	Function Description
Bus 0:Device 30:Function 0	PCI-to-PCI Bridge
Bus 0:Device 31:Function 0	LPC Controller <sup>1</sup>
Bus 0:Device 31:Function 2	SATA Controller #1
Bus 0:Device 31:Function 3	SMBus Controller
Bus 0:Device 31:Function 5	SATA Controller #2 <sup>2</sup>
Bus 0:Device 31:Function 6	Thermal Subsystem
Bus 0:Device 29:Function 0	USB EHCI Controller #1
Bus 0:Device 26:Function 0	USB EHCI Controller #2
Bus 0:Device 28:Function 0	PCI Express* Port 1
Bus 0:Device 28:Function 1	PCI Express Port 2
Bus 0:Device 28:Function 2	PCI Express Port 3
Bus 0:Device 28:Function 3	PCI Express Port 4
Bus 0:Device 28:Function 4	PCI Express Port 5
Bus 0:Device 28:Function 5	PCI Express Port 6
Bus 0:Device 28:Function 6	PCI Express Port 7
Bus 0:Device 28:Function 7	PCI Express Port 8
Bus 0:Device 27:Function 0	Intel <sup>®</sup> High Definition Audio Controller
Bus 0:Device 25:Function 0	Gigabit Ethernet Controller
Bus 0:Device 22:Function 0	Intel <sup>®</sup> Management Engine Interface #1
Bus 0:Device 22:Function 1	Intel <sup>®</sup> Management Engine Interface #2
Bus 0:Device 22:Function 2	IDE-R
Bus 0:Device 22:Function 3	KT

#### NOTES:

- The PCI-to-LPC bridge contains registers that control LPC, Power Management, System Management, GPIO, Processor Interface, RTC, Interrupts, Timers, and DMA.
- SATA controller 2 (D31:F5) is only visible in PCH desktop components and when D31:F2 CC.SCC=01h.



#### 9.2 PCI Configuration Map

Each PCI function on the PCH has a set of PCI configuration registers. The register address map tables for these register sets are included at the beginning of the chapter for the particular function.

Configuration Space registers are accessed through configuration cycles on the PCI bus by the Host bridge using configuration mechanism #1 detailed in the PCI Local Bus Specification, Revision 2.3.

Some of the PCI registers contain reserved bits. Software must deal correctly with fields that are reserved. On reads, software must use appropriate masks to extract the defined bits and not rely on reserved bits being any particular value. On writes, software must ensure that the values of reserved bit positions are preserved. That is, the values of reserved bit positions must first be read, merged with the new values for other bit positions and then written back. Note the software does not need to perform read, merge, write operation for the configuration address register.

In addition to reserved bits within a register, the configuration space contains reserved locations. Software should not write to reserved PCI configuration locations in the device-specific region (above address offset 3Fh).

#### 9.3 I/O Map

The I/O map is divided into Fixed and Variable address ranges. Fixed ranges cannot be moved, but in some cases can be disabled. Variable ranges can be moved and can also be disabled.

#### 9.3.1 Fixed I/O Address Ranges

Table 9-2 shows the Fixed I/O decode ranges from the processor perspective. Note that for each I/O range, there may be separate behavior for reads and writes. DMI (Direct Media Interface) cycles that go to target ranges that are marked as "Reserved" will not be decoded by the PCH, and will be passed to PCI unless the Subtractive Decode Policy bit is set (D31:F0:Offset 42h, bit 0). If a PCI master targets one of the fixed I/O target ranges, it will be positively decoded by the PCH in medium speed.

Address ranges that are not listed or marked "Reserved" are **not** decoded by the PCH (unless assigned to one of the variable ranges).

Table 9-2. Fixed I/O Ranges Decoded by Intel® PCH (Sheet 1 of 3)

I/O Address	Read Target	Write Target	Internal Unit
00h-08h	DMA Controller	DMA Controller	DMA
09h-0Eh	RESERVED	DMA Controller	DMA
0Fh	DMA Controller	DMA Controller	DMA
10h-18h	DMA Controller	DMA Controller	DMA
19h-1Eh	RESERVED	DMA Controller	DMA
1Fh	DMA Controller	DMA Controller	DMA
20h-21h	Interrupt Controller	Interrupt Controller	Interrupt
24h-25h	Interrupt Controller	Interrupt Controller	Interrupt
28h-29h	Interrupt Controller Interrupt Controller		Interrupt
2Ch-2Dh	Interrupt Controller	Interrupt Controller	Interrupt



Table 9-2. Fixed I/O Ranges Decoded by Intel® PCH (Sheet 2 of 3)

I/O Address	Read Target	Write Target	Internal Unit	
2E-2F	LPC SIO	LPC SIO	Forwarded to LPC	
30h-31h	Interrupt Controller	Interrupt Controller	Interrupt	
34h-35h	Interrupt Controller	Interrupt Controller	Interrupt	
38h-39h	Interrupt Controller	Interrupt Controller	Interrupt	
3Ch-3Dh	Interrupt Controller	Interrupt Controller	Interrupt	
40h-42h	Timer/Counter	Timer/Counter	PIT (8254)	
43h	RESERVED	Timer/Counter	PIT	
4E-4F	LPC SIO	LPC SIO	Forwarded to LPC	
50h-52h	Timer/Counter	Timer/Counter	PIT	
53h	RESERVED	Timer/Counter	PIT	
60h	Microcontroller	Microcontroller	Forwarded to LPC	
61h	NMI Controller	NMI Controller	Processor I/F	
62h	Microcontroller	Microcontroller	Forwarded to LPC	
64h	Microcontroller	Microcontroller	Forwarded to LPC	
66h	Microcontroller	Microcontroller	Forwarded to LPC	
70h	RESERVED	NMI and RTC Controller	RTC	
71h	RTC Controller	RTC Controller	RTC	
72h	RTC Controller	NMI and RTC Controller	RTC	
73h	RTC Controller	RTC Controller	RTC	
74h	RTC Controller	NMI and RTC Controller	RTC	
75h	RTC Controller	RTC Controller	RTC	
76h	RTC Controller	NMI and RTC Controller	RTC	
77h	RTC Controller	RTC Controller	RTC	
80h	DMA Controller, or LPC, or PCI	DMA Controller and LPC or PCI DMA		
81h-83h	DMA Controller	DMA Controller	DMA	
84h-86h	DMA Controller	DMA Controller and LPC or PCI	DMA	
87h	DMA Controller	DMA Controller	DMA	
88h	DMA Controller	DMA Controller and LPC or PCI	DMA	
89h-8Bh	DMA Controller	DMA Controller	DMA	
8Ch-8Eh	DMA Controller	DMA Controller and LPC or PCI	DMA	
08Fh	DMA Controller	DMA Controller	DMA	
90h-91h	DMA Controller	DMA Controller	DMA	
92h	Reset Generator	Reset Generator	Processor I/F	
93h-9Fh	DMA Controller	DMA Controller	DMA	
A0h-A1h	Interrupt Controller	Interrupt Controller	Interrupt	
A4h-A5h	Interrupt Controller	Interrupt Controller	Interrupt	
A8h-A9h	Interrupt Controller	Interrupt Controller	Interrupt	
ACh-ADh	Interrupt Controller	Interrupt Controller	Interrupt	
B0h-B1h	Interrupt Controller	Interrupt Controller	Interrupt	



Table 9-2. Fixed I/O Ranges Decoded by Intel® PCH (Sheet 3 of 3)

I/O Address	Read Target	Write Target	Internal Unit
B2h-B3h	Power Management	Power Management	Power Management
B4h-B5h	Interrupt Controller	Interrupt Controller	Interrupt
B8h-B9h	Interrupt Controller	Interrupt Controller	Interrupt
BCh-BDh	Interrupt Controller	Interrupt Controller	Interrupt
C0h-D1h	DMA Controller	DMA Controller	DMA
D2h-DDh	RESERVED	DMA Controller	DMA
DEh-DFh	DMA Controller	DMA Controller	DMA
F0h	PCI and Master Abort <sup>1</sup>	FERR#/IGNNE# / Interrupt Controller	Processor I/F
170h-177h	SATA Controller or PCI	SATA Controller or PCI Forwards	
1F0h-1F7h	SATA Controller or PCI	SATA Controller or PCI	Forwarded to SATA
376h	SATA Controller or PCI	SATA Controller or PCI	Forwarded to SATA
3F6h	SATA Controller or PCI	SATA Controller or PCI	Forwarded to SATA
4D0h-4D1h	Interrupt Controller	Interrupt Controller	Interrupt
CF9h	Reset Generator	Reset Generator	Processor I/F

#### NOTE:

1. A read to this address will subtractively go to PCI, where it will master abort.



### 9.3.2 Variable I/O Decode Ranges

Table 9-3 shows the Variable I/O Decode Ranges. They are set using Base Address Registers (BARs) or other configuration bits in the various PCI configuration spaces. The PNP software (PCI or ACPI) can use their configuration mechanisms to set and adjust these values.

Warning:

The Variable I/O Ranges should not be set to conflict with the Fixed I/O Ranges. Unpredictable results if the configuration software allows conflicts to occur. The PCH does not perform any checks for conflicts.

#### Table 9-3. Variable I/O Decode Ranges

Range Name	Mappable Size (Bytes) Target		Target
ACPI	Anywhere in 64 KB I/O Space	64	Power Management
IDE Bus Master	Anywhere in 64 KB I/O Space	16	IDE Unit
Native IDE Command	Anywhere in 64 KB I/O Space	8	IDE Unit
Native IDE Control	Anywhere in 64 KB I/O Space	4	IDE Unit
SMBus	Anywhere in 64 KB I/O Space	32	SMB Unit
TCO	96 Bytes above ACPI Base	32	TCO Unit
GPIO	Anywhere in 64 KB I/O Space	64	GPIO Unit
Parallel Port	3 Ranges in 64 KB I/O Space	8	LPC Peripheral
Serial Port 1	8 Ranges in 64 KB I/O Space	8	LPC Peripheral
Serial Port 2	8 Ranges in 64 KB I/O Space	8	LPC Peripheral
Floppy Disk Controller	2 Ranges in 64 KB I/O Space	8	LPC Peripheral
LAN	Anywhere in 64 KB I/O Space	32	LAN Unit
LPC Generic 1	Anywhere in 64 KB I/O Space	4 to 256	LPC Peripheral
LPC Generic 2	Anywhere in 64 KB I/O Space	4 to 256	LPC Peripheral
LPC Generic 3	Anywhere in 64 KB I/O Space	4 to 256	LPC Peripheral
LPC Generic 4	Anywhere in 64 KB I/O Space	4 to 256	LPC Peripheral
I/O Trapping Ranges	Anywhere in 64 KB I/O Space	1 to 256	Trap on Backbone

#### NOTE:

Decode range size determined by D31:F0:ADh:bits 5:4



### 9.4 Memory Map

Table 9-4 shows (from the processor perspective) the memory ranges that the PCH decodes. Cycles that arrive from DMI that are not directed to any of the internal memory targets that decode directly from DMI will be driven out on PCI unless the Subtractive Decode Policy bit is set (D31:F0:Offset 42h, bit 0).

PCI cycles generated by external PCI masters will be positively decoded unless they fall in the PCI-to-PCI bridge memory forwarding ranges (those addresses are reserved for PCI peer-to-peer traffic). If the cycle is not in the internal LAN controller's range, it will be forwarded up to DMI. Software must not attempt locks to the PCH memory-mapped I/O ranges for EHCI and HPET. If attempted, the lock is not honored which means potential deadlock conditions may occur.

Table 9-4. Memory Decode Ranges from Processor Perspective (Sheet 1 of 2)

Memory Range	Target	Dependency/Comments
0000 0000h-000D FFFFh 0010 0000h-TOM (Top of Memory)	Main Memory	TOM registers in Host controller
000E 0000h-000E FFFFh	Firmware Hub	Bit 6 in Firmware Hub Decode Enable register is set
000F 0000h-000F FFFFh	Firmware Hub	Bit 7 in Firmware Hub Decode Enable register is set
FEC000h-FEC040h	IO(x) APIC inside PCH	is controlled using APIC Range Select (ASEL) field and APIC Enable (AEN) bit
FEC1 0000h-FEC1 7FFF	PCI Express* Port 1	PCI Express* Root Port 1 I/OxAPIC Enable (PAE) set
FEC1 8000h-FEC1 8FFFh	PCI Express* Port 2	PCI Express* Root Port 2 I/OxAPIC Enable (PAE) set
FEC2 0000h-FEC2 7FFFh	PCI Express* Port 3	PCI Express* Root Port 3 I/OxAPIC Enable (PAE) set
FEC2 8000h-FEC2 8FFFh	PCI Express* Port 4	PCI Express* Root Port 4 I/OxAPIC Enable (PAE) set
FEC3 0000h-FEC3 7FFFh	PCI Express* Port 5	PCI Express* Root Port 5 I/OxAPIC Enable (PAE) set
FEC3 8000h-FEC3 8FFFh	PCI Express* Port 6	PCI Express* Root Port 6 I/OxAPIC Enable (PAE) set
FEC4 0000 - FEC4 7FFF	PCI Express* Port 7	PCI Express* Root Port 7I/OxAPIC Enable (PAE) set
FEC4 8000 - FEC4 FFFF	PCI Express* Port 8	PCI Express* Root Port 8I/OxAPIC Enable (PAE) set
FED4 0000h-FED4 BFFFh	TPM on LPC	If Intel TPM is enabled, FED4_0000h – FED4_7FFFh goes to Intel TPM. If disabled, the entire range goes to LPC.
FFC0 0000h-FFC7 FFFFh FF80 0000h-FF87 FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 8 in Firmware Hub Decode Enable register is set
FFC8 0000h-FFCF FFFFh FF88 0000h-FF8F FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 9 in Firmware Hub Decode Enable register is set



Table 9-4. Memory Decode Ranges from Processor Perspective (Sheet 2 of 2)

		<u> </u>
Memory Range	Target	Dependency/Comments
FFD0 0000h-FFD7 FFFFh FF90 0000h-FF97 FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 10 in Firmware Hub Decode Enable register is set
FFD8 0000h-FFDF FFFFh FF98 0000h-FF9F FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 11 in Firmware Hub Decode Enable register is set
FFE0 000h-FFE7 FFFFh FFA0 0000h-FFA7 FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 12 in Firmware Hub Decode Enable register is set
FFE8 0000h-FFEF FFFFh FFA8 0000h-FFAF FFFFh	Firmware Hub (or PCI) <sup>3</sup>	Bit 13 in Firmware Hub Decode Enable register is set
FFF0 0000h-FFF7 FFFFh FFB0 0000h-FFB7 FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 14 in Firmware Hub Decode Enable register is set
FFF8 0000h-FFFF FFFFh FFB8 0000h-FFBF FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Always enabled. The top two, 64 KB blocks of this range can be swapped, as described in Section 7.4.1.
FF70 0000h-FF7F FFFFh FF30 0000h-FF3F FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 3 in Firmware Hub Decode Enable register is set
FF60 0000h-FF6F FFFFh FF20 0000h-FF2F FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 2 in Firmware Hub Decode Enable register is set
FF50 0000h-FF5F FFFFh FF10 0000h-FF1F FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 1 in Firmware Hub Decode Enable register is set
FF40 0000h-FF4F FFFFh FF00 0000h-FF0F FFFFh	Firmware Hub (or PCI) <sup>2</sup>	Bit 0 in Firmware Hub Decode Enable register is set
128 KB anywhere in 4-GB range	Integrated LAN Controller	Enable using BAR in Device 25:Function 0 (Integrated LAN Controller)
1 KB anywhere in 4-GB range	USB EHCI Controller #1 <sup>1</sup>	Enable using standard PCI mechanism (Device 29, Function 0)
1 KB anywhere in 4-GB range	USB EHCI Controller #2 <sup>1</sup>	Enable using standard PCI mechanism (Device 26, Function 0)
512 B anywhere in 64-bit addressing space	Intel <sup>®</sup> High Definition Audio Host Controller	Enable using standard PCI mechanism (Device 27, Function 0)
FED0 X000h-FED0 X3FFh	High Precision Event Timers <sup>1</sup>	BIOS determines the "fixed" location which is one of four, 1-KB ranges where X (in the first column) is 0h, 1h, 2h, or 3h.
All other	PCI	None
\		II.

#### NOTES:

- Software must not attempt locks to memory mapped I/O ranges for USB EHCI or High Precision Event Timers. If attempted, the lock is not honored, which means potential deadlock conditions may occur.
- 2. PCI is the target when the Boot BIOS Destination selection bits are set to 10b (Chipset Config Registers:Offset 3401 bits 11:10). When PCI selected, the Firmware Hub Decode Enable bits have no effect.



#### 9.4.1 Boot-Block Update Scheme

The PCH supports a "top-block swap" mode that has the PCH swap the top block in the Firmware Hub (the boot block) with another location. This allows for safe update of the Boot Block (even if a power failure occurs). When the "TOP\_SWAP" Enable bit is set, the PCH will invert A16 for cycles targeting Firmware Hub space. When this bit is 0, the PCH will not invert A16. This bit is automatically set to 0 by RTCRST#, but not by PLTRST#.

The scheme is based on the concept that the top block is reserved as the "boot" block, and the block immediately below the top block is reserved for doing boot-block updates.

#### The algorithm is:

- 1. Software copies the top block to the block immediately below the top
- 2. Software checks that the copied block is correct. This could be done by performing a checksum calculation.
- 3. Software sets the TOP\_SWAP bit. This will invert A16 for cycles going to the Firmware Hub. processor access to FFFF\_0000h through FFFF\_FFFFh will be directed to FFFE\_0000h through FFFE\_FFFFh in the Firmware Hub, and processor accesses to FFFE\_0000h through FFFE\_FFFF will be directed to FFFF\_0000h through FFFF\_FFFFh.
- 4. Software erases the top block
- 5. Software writes the new top block
- 6. Software checks the new top block
- 7. Software clears the TOP SWAP bit
- 8. Software sets the Top\_Swap Lock-Down bit

If a power failure occurs at any point after step 3, the system will be able to boot from the copy of the boot block that is stored in the block below the top. This is because the TOP\_SWAP bit is backed in the RTC well.

Note:

The top-block swap mode may be forced by an external strapping option (See Section ). When top-block swap mode is forced in this manner, the TOP\_SWAP bit cannot be cleared by software. A re-boot with the strap removed will be required to exit a forced top-block swap mode.

Note:

Top-block swap mode only affects accesses to the Firmware Hub space, not feature space.

Note:

The top-block swap mode has no effect on accesses below FFFE 0000h.

§ §





# 10 Chipset Configuration Registers

This section describes all registers and base functionality that is related to chipset configuration and not a specific interface (such as LPC, PCI, or PCI Express\*). It contains the root complex register block, which describes the behavior of the upstream internal link.

This block is mapped into memory space, using the Root Complex Base Address (RCBA) register of the PCI-to-LPC bridge. Accesses in this space must be limited to 32-(DW) bit quantities. Burst accesses are not allowed.

All chipset configuration registers are located in the core well unless otherwise indicated.

## 10.1 Chipset Configuration Registers (Memory Space)

**Note:** Address locations that are not shown should be treated as Reserved (see Section 9.2 for details).

Table 10-1. Chipset Configuration Register Memory Map (Memory Space) (Sheet 1 of 3)

Offset	Mnemonic	Register Name	Default	Туре
0014-0017h	V0CTL	VC 0 Resource Control	800000FFh	R/W, RO
001A-001Bh	V0STS	VC 0 Resource Status	0000h	RO
001C-001Fh	V1CAP	Virtual Channel 1 Resource Capability	00008001h	R/WO, RO
0020-0023h	V1CTL	VC 1 Resource Control	00000000h	R/W
0026-0027h	V1STS	VC 1 Resource Status	0000h	RO
0050-0053h	CIR0	Chipset Initialization Register 0	00000000h	R/W
0088-008Bh	CIR1	Chipset Initialization Register 1	00000000h	R/WO
00AC-00AFh	REC	Root Error Command	0000h	R/W
01A0-01A3h	ILCL	Internal Link Capability List	00010006h	RO
01A4-01A7h	LCAP	Link Capabilities	00012841h	RO, R/ WO
01A8-01A9h	LCTL	Link Control	0000h	R/W
01AA-01ABh	LSTS	Link Status	0041h	RO
0220-0223h	BCR	Backbone Configuration	00000000h	R/W
0224-0227h	RPC	Root Port Configuration	0000000yh	R/W, RO
0234-0327h	DMIC	DMI Control	00000000h	R/W, RO
0238-023Bh	RPFN	Root Port Function Number for PCI Express Root Ports	76543210h	R/WO, RO
0290-0293h	FLRSTAT	Function Level Reset Pending Status Summary	00000000h	RO
1D40-1D47h	CIR5	Chipset Initialization Register 5	000000000000 0000h	R/W



Table 10-1. Chipset Configuration Register Memory Map (Memory Space) (Sheet 2 of 3)

Officet	Macrocaio	Dogistor Name	Default	Tuno
Offset	Mnemonic	Register Name	Default	Туре
1E00-1E03h	TRSR	Trap Status Register	00000000h	R/WC, RO
1E10-1E17h	TRCR	Trapped Cycle Register	000000000000 0000h	RO
1E18-1E1Fh	TWDR	Trapped Write Data Register	000000000000 0000h	RO
1E80-1E87h	IOTR0	I/O Trap Register 0	000000000000 0000h	R/W
1E88-1E8Fh	IOTR1	I/O Trap Register 1	000000000000 0000h	R/W
1E90-1E97h	IOTR2	I/O Trap Register 2	000000000000 0000h	R/W
1E98-1E9Fh	IOTR3	I/O Trap Register 3	000000000000 0000h	R/W
2010-2013h	DMC	DMI Miscellaneous Control Register	00000002h	R/W
2024-2027h	CIR6	CIR6—Chipset Initialization Register 6	0B4030C0h	R/W
2324-2327h	DMC2	DMI Miscellaneous Control Register 2	0FFF0FFFh	R/W
3000-3000h	TCTL	TCO Configuration	00h	R/W
3100-3103h	D31IP	Device 31 Interrupt Pin	03243200h	R/W, RO
3104-3107h	D30IP	Device 30 Interrupt Pin	00000000h	RO
3108-310Bh	D29IP	Device 29 Interrupt Pin	10004321h	R/W
310C-310Fh	D28IP	Device 28 Interrupt Pin	00214321h	R/W
3110-3113h	D27IP	Device 27 Interrupt Pin	00000001h	R/W
3114-3117h	D26IP	Device 26 Interrupt Pin	30000321h	R/W
3118-311Bh	D25IP	Device 25 Interrupt Pin	00000001h	R/W
3124-3127h	D22IP	Device 22 Interrupt Pin	00000001h	R/W
3140-3141h	D31IR	Device 31 Interrupt Route	3210h	R/W
3142-3143h	D30IR	Device 30 Interrupt Route	0000h	RO
3144-3145h	D29IR	Device 29 Interrupt Route	3210h	R/W
3146-3147h	D28IR	Device 28 Interrupt Route	3210h	R/W
3148-3149h	D27IR	Device 27 Interrupt Route	3210h	R/W
314C-314Fh	D26IR	Device 26 Interrupt Route	3210h	R/W
3150-3153h	D25IR	Device 25 Interrupt Route	3210h	R/W
3154-3157h	D24IR	Device 24 Interrupt Route	3210h	R/W
315C-316Fh	D22IR	Device 22 Interrupt Route	3210h	R/W
31FE-31FFh	OIC	Other Interrupt Control	0000h	R/W
3310-3313h	PRSTS	Power and Reset Status	02020000h	RO, R/ WC
3314-3317h	CIR7	Chipset Initalization Register 7	00000000h	R/W



Table 10-1. Chipset Configuration Register Memory Map (Memory Space) (Sheet 3 of 3)

Offset	Mnemonic	Register Name	Default	Туре
3324-3327h	CIR8	Chipset Initalization Register 8	00000000h	R/W
3330-3333h	CIR9	Chipset Initalization Register 9	00000000h	R/W
3340-3343h	CIR10	Chipset Initalization Register 10	00000000h	R/W
3350-3353h	CIR13	Chipset Initalization Register 13	00000000h	R/W
3368-336Bh	CIR14	Chipset Initalization Register 14	00000000h	R/W
3378-337Bh	CIR15	Chipset Initalization Register 15	00000000h	R/W
3388-338Bh	CIR16	Chipset Initalization Register 16	00000000h	R/W
33A0-33A3h	CIR17	Chipset Initalization Register 17	00000000h	R/W
33A8-33ABh	CIR18	Chipset Initalization Register 18	00000000h	R/W
33C0-33C3h	CIR19	Chipset Initalization Register 19	00000000h	R/W
33CC-33CFh	CIR20	Chipset Initalization Register 20	00000000h	R/W
33D0-33D3h	CIR21	Chipset Initalization Register 21	00000000h	R/W
33D4-33D7h	CIR22	Chipset Initalization Register 22	00000000h	R/W
3400-3403h	RC	RTC Configuration	00000000h	R/W, R/WLO
3404-3407h	HPTC	High Precision Timer Configuration	00000000h	R/W
3410-3413h	GCS	General Control and Status	000000yy0h	R/W, R/WLO
3414-3414h	BUC	Backed Up Control	00h	R/W
3418-341Bh	FD	Function Disable	00000000h	R/W
341C-341Fh	CG	Clock Gating	00000000h	R/W
3420-3420h	FDSW	Function Disable SUS Well	00h	R/W
3428-342Bh	FD2	Function Disable 2	00000000h	R/W
3590-3594h	MISCCTL	Miscellaneous Control Register	00000000h	R/W
35A0-35A3h	USBOCM1	USB Overcurrent MAP Register 1	00000000h	R/WO
35A4-35A7h	USBOCM2	USB Overcurrent MAP Register 2	00000000h	R/WO
35B0-35B3h	RMHWKCTL	USB Remap Control	00000000h	R/WO



## 10.1.1 V0CTL—Virtual Channel 0 Resource Control Register

Offset Address: 0014-0017h Attribute: R/W, RO Default Value: 80000023h Size: 32-bit

Bit	Description
31	<b>Virtual Channel Enable (EN)</b> —RO. Always set to 1. VC0 is always enabled and cannot be disabled.
30:27	Reserved
26:24	<b>Virtual Channel I dentifier (ID)</b> —RO. Indicates the ID to use for this virtual channel.
23:16 R	eserved
15:8	<b>Extended TC/VC Map (ETVM):</b> Defines the upper 8-bits of the VC0 16-bit TC/VC mapping registers. These registers use the PCI Express reserved TC[3] traffic class bit.
7:1	<b>Transaction Class / Virtual Channel Map (TVM)</b> —R/W. Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel.
0	Reserved

# 10.1.2 VOSTS—Virtual Channel 0 Resource Status Register

Offset Address: 001A-001Bh Attribute: RO Default Value: 0000h Size: 16-bit

Bit	Description
15:2	Reserved
1	<b>VC Negotiation Pending (NP)</b> —RO. When set, indicates the virtual channel is still being negotiated with ingress ports.
0	Reserved



#### 10.1.3 V1CTL—Virtual Channel 1 Resource Control Register

Offset Address: 0020-0023h Attribute: R/W, RO Default Value: 00000000h Size: 32-bit

Bit	Description
31	<b>Virtual Channel Enable (EN)</b> —R/W. Enables the VC when set. Disables the VC when cleared.
30:28	Reserved
27:24	<b>Virtual Channel Identifier (ID)</b> —R/W. Indicates the ID to use for this virtual channel.
23:16 R	eserved
15:8	<b>Extended TC/VC Map (ETVM):</b> Defines the upper 8-bits of the VC0 16-bit TC/VC mapping registers. These registers use the PCI Express reserved TC[3] traffic class bit.
7:1	<b>Transaction Class / Virtual Channel Map (TVM)</b> —R/W. Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel.
0	Reserved

#### 10.1.4 V1STS—Virtual Channel 1 Resource Status Register

Offset Address: 0026–0027h Attribute: RO Default Value: 0000h Size: 16-bit

Bit	Description
15:2	Reserved
1	<b>VC Negotiation Pending (NP)</b> —RO. When set, indicates the virtual channel is still being negotiated with ingress ports.
0	Reserved

# 10.1.5 CIRO—Chipset Initialization Register 0

Offset Address: 0050-0053h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIRO Field 0— R/W. BIOS must set this field.



### 10.1.6 CIR1—Chipset Initialization Register 1

Offset Address: 0088-008Bh Attribute: R/WO Default Value: 00000000h Size: 32-bit

Bit	Description
31:21	Reserved
20	CIR1 Field 3—R/WO. BIOS must set this bit.
19:16	Reserved
15	CIR1 Field 2—R/WO. BIOS must set this bit.
14:13	Reserved
12	CIR1 Field 1— R/WO. BIOS must set this bit.
11:0	Reserved

#### 10.1.7 REC—Root Error Command Register

Offset Address: 00AC-00AFh Attribute: R/W Default Value: 0000h Size: 32-bit

Bit	Description
31	Drop Poisoned Downstream Packets (DPDP)—R/W. Determines how downstream packets on DMI are handled that are received with the EP field set, indicating poisoned data:  1 = This packet and all subsequent packets with data received on DMI for any VC will have their Unsupported Transaction (UT) field set causing them to master Abort downstream. Packets without data such as memory, IO and config read requests are allowed to proceed.  1 = Packets are forwarded downstream without forcing the UT field set.
30:0	Reserved

### 10.1.8 ILCL—Internal Link Capabilities List Register

Offset Address: 01A0-01A3h Attribute: RO Default Value: 00010006h Size: 32-bit

Bit	Description
31:20	Next Capability Offset (NEXT)—RO. Indicates this is the last item in the list.
19:16	Capability Version (CV)—RO. Indicates the version of the capability structure.
15:0	Capability ID (CID)—RO. Indicates this is capability for DMI.



### 10.1.9 LCAP—Link Capabilities Register

Offset Address: 01A4-01A7h Attribute: R/WO, RO Default Value: 00012841h Size: 32-bit

Bit	Description
31:18	Reserved
17:15 (Desktop Only)	Reserved
17:15 (Mobile Only)	L1 Exit Latency (EL1)—RO. L1 is supported on DMI.
14:12	<b>LOs Exit Latency (ELO)</b> —R/WO. This field indicates that exit latency is 128 ns to less than 256 ns.
11:10	Active State Link PM Support (APMS)—R/WO. Indicates that L0s and L1 are supported on DMI.
9:4	<b>Maximum Link Width (MLW)</b> —RO. Indicates the maximum link width is 4 ports.
3:0	Maximum Link Speed (MLS)—RO. Indicates the link speed is 2.5 Gb/s.

#### 10.1.10 LCTL—Link Control Register

Offset Address: 01A8-01A9h Attribute: R/W Default Value: 0000h Size: 16-bit

Bit	Description
15:8	Reserved
7	<b>Extended Synch (ES)</b> —R/W. When set, forces extended transmission of FTS ordered sets when exiting L0s prior to entering L0.
6:2	Reserved
1:0	Active State Link PM Control (ASPM)—R/W. Indicates whether DMI should enter L0s.  00 = Disabled 01 = L0s entry enabled 10 = Reserved 11 = Reserved

## 10.1.11 LSTS—Link Status Register

Offset Address: 01AA-01ABh Attribute: RO Default Value: 0041h Size: 16-bit

Bit	Description
15:10	Reserved
9:4	Negotiated Link Width (NLW)—RO. Negotiated link width is x4 (000100b).
3:0	Link Speed (LS)—RO. Link is 2.5 Gb/s.



## 10.1.12 BCR—Backbone Configuration Register

Offset Address: 0220-0223h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:7	Reserved
6	BCR Field 2—R/W. BIOS must set this bit.
5:3	Reserved
2:0	BCR Field 1—R/W. BIOS program this field to 101b

#### 10.1.13 RPC—Root Port Configuration Register

Offset Address: 0224–0227h Attribute: R/W, RO Default Value: 0000000yh (y = 00xxb) Size: R/W, RO 32-bit

Bit	Description
31:12	Reserved
11	GBE Over PCIe Root Port Enable (GBEPCIERPEN):
	0 = GbE MAC/PHY communication is not enabled over PCI Express. 1 = The PCI Express port selected by the GBEPCIEPORTSEL register will be used for GbE MAC/PHY over PCI Express communication
	The default value for this register is set by the GBE_PCIE_EN soft strap.
	<b>NOTE</b> : GbE and PCIE will use the output of this register and not the soft strap.
	GBE Over PCIe Root Port Select (GBEPCIERPSEL):
	If the GBEPCIERPEN is a '1', then this register determines which port is used for GbE MAC/PHY communication over PCI Express. This register is set by soft strap and is writable to support separate PHY on motherboard and docking station.
	111 = Port 8 (Lane 7)
	110 = Port 7 (Lane 6)
10.0	101 = Port 6 (Lane 5)
10:8	100 = Port 5 (Lane 4)
	101 = Port 4 (Lane 3)
	010 = Port 3 (Lane 2)
	001 = Port 2 (Lane 1)
	000 = Port 1 (Lane 0)
	The default value for this register is set by the GBE_PCIEPORTSEL[2:0] soft strap.
	<b>NOTE</b> : GbE and PCIE will use the output of this register and not the soft strap.
	High Priority Port Enable (HPE)—R/W.
7	<ul> <li>0 = The high priority path is not enabled.</li> <li>1 = The port selected by the HPP field in this register is enabled for high priority. It will be arbitrated above all other VC0 (including integrated VC0) devices.</li> </ul>



Bit	Description
6:4	High Priority Port (HPP)—R/W. This controls which port is enabled for high priority when the HPE bit in this register is set.  111 = Port 8  110 = Port 7  101 = Port 6  100 = Port 5  101 = Port 4  010 = Port 3  001 = Port 2  000 = Port 1
3:2	Port Configuration2 (PC2)—RO. This controls how the PCI bridges are organized in various modes of operation for Ports 5-8. For the following mappings, if a port is not shown, it is considered a x1 port with no connection.  This bit is set by the PCIEPCS2[1:0] soft strap.  11 = 1 x4, Port 5 (x4)  10 = 2 x2, Port 5 (x2), Port 7 (x2)  01 = 1 x2 and 2 x1s, Port 5 (x2), Port 7 (x1) and Port 8 (x1)  00 = 4 x1s, Port 5 (x1), Port 6 (x1), Port 7 (x1) and Port 8 (x1)  This bit is in the resume well and is only reset by RSMRST#.
1:0	Port Configuration (PC)—RO. This controls how the PCI bridges are organized in various modes of operation for Ports 1-4. For the following mappings, if a port is not shown, it is considered a x1 port with no connection.  These bits are set by the PCIEPCS1[1:0] soft strap.  11 = 1 x4, Port 1 (x4)  10 = 2 x2, Port 1 (x2), Port 3 (x2)  01 = 1x2 and 2x1s, Port 1 (x2), Port 3 (x1) and Port 4 (x1)  00 = 4 x1s, Port 1 (x1), Port 2 (x1), Port 3 (x1) and Port 4 (x1)  These bits are in the resume well and are only reset by RSMRST#.

# 10.1.14 DMIC—DMI Control Register

Offset Address: 0234–0237h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:2	Reserved
1:0	DMI Clock Gate Enable (DMICGEN)—R/W. BIOS must program this field to 10b.



# 10.1.15 RPFN—Root Port Function Number and Hide for PCI Express\* Root Ports

Offset Address: 0238-023Ch Attribute: R/WO, RO Default Value: 76543210h Size: 32-bit

For the PCI Express root ports, the assignment of a function number to a root port is not fixed. BIOS may re-assign the function numbers on a port by port basis. This capability will allow BIOS to disable/hide any root port and still have functions 0 thru N-1 where N is the total number of enabled root ports.

Port numbers will remain fixed to a physical root port.

The existing root port Function Disable registers operate on physical ports (not functions).

Port Configuration (1x4, 4x1, etc.) is not affected by the logical function number assignment and is associated with physical ports.

Bit	Description
31	<b>Root Port 8 Config Hide (RP8CH)</b> —RW. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
30:28	Root Port 8 Function Number (RP8FN)—R/WO. These bits set the function number for PCI Express Root Port 6. This root port function number must be a unique value from the other root port function numbers
27	<b>Root Port 7 Config Hide (RP7CH)</b> —RW. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
26:24	Root Port 7 Function Number (RP7FN)—R/WO. These bits set the function number for PCI Express Root Port 5. This root port function number must be a unique value from the other root port function numbers
23	<b>Root Port 6 Config Hide (RP6CH)</b> —RW. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
22:20	Root Port 6 Function Number (RP6FN)—R/WO. These bits set the function number for PCI Express Root Port 6. This root port function number must be a unique value from the other root port function numbers
19	<b>Root Port 5 Config Hide (RP5CH)</b> —RW. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
18:16	Root Port 5 Function Number (RP5FN)—R/WO. These bits set the function number for PCI Express Root Port 5. This root port function number must be a unique value from the other root port function numbers
15	Root Port 4 Config Hide (RP4CH)—RW. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
14:12	Root Port 4 Function Number (RP4FN)—R/WO. These bits set the function number for PCI Express Root Port 4. This root port function number must be a unique value from the other root port function numbers
11	<b>Root Port 3 Config Hide (RP3CH)</b> —RW. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.



Bit	Description
10:8	Root Port 3 Function Number (RP3FN)—R/WO. These bits set the function number for PCI Express Root Port 3. This root port function number must be a unique value from the other root port function numbers
7	<b>Root Port 2 Config Hide (RP2CH)</b> —RW. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
6:4	Root Port 2 Function Number (RP2FN)—R/WO. These bits set the function number for PCI Express Root Port 2. This root port function number must be a unique value from the other root port function numbers
3	<b>Root Port 1 Config Hide (RP1CH)</b> —RW. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
2:0	Root Port 1 Function Number (RP1FN)—R/WO. These bits set the function number for PCI Express Root Port 1. This root port function number must be a unique value from the other root port function numbers

# 10.1.16 FLRSTAT—FLR Pending Status Register

Offset Address: 0290-0293h Attribute: RO Default Value: 00000000h Size: 32-bit

Bit	Description
31:17	Reserved.
16	FLR Pending Status for D29:F0, EHCI #1—R0.  0 = Function Level Reset is not pending.  1 = Function Level Reset is pending.
15	FLR Pending Status for D26:F0, EHCI #2—R0.  0 = Function Level Reset is not pending.  1 = Function Level Reset is pending.
10:9	Reserved
8	FLR Pending Status for D26:F0, EHCI#2—R0.  0 = Function Level Reset is not pending.  1 = Function Level Reset is pending.
7:0	Reserved.



### 10.1.17 CIR5—Chipset Initialization Register 5

Offset Address: 1D40h-1D47h Attribute: R/W Default Value: 000000000000000 Size: 64-bit

Bit	Description
63:1	Reserved
0	CIR5 Field 1—R/W. BIOS must program this field to 1b.

### 10.1.18 TRSR—Trap Status Register

Offset Address: 1E00-1E03h Attribute: R/WC, RO Default Value: 00000000h Size: 32-bit

Bit	Description
31:4	Reserved
	Cycle Trap SMI# Status (CTSS)—R/WC. These bits are set by hardware when the corresponding Cycle Trap register is enabled and a matching cycle is received (and trapped). These bits are OR'ed together to create a single status bit in the Power Management register space.
3:0	Note that the SMI# and trapping must be enabled to set these bits.  These bits are set before the completion is generated for the trapped cycle, thereby
	ensuring that the processor can enter the SMI# handler when the instruction completes. Each status bit is cleared by writing a 1 to the corresponding bit location in this register.

## 10.1.19 TRCR—Trapped Cycle Register

Offset Address: 1E10-1E17h Attribute: RO Default Value: 000000000000000 Size: 64-bit

This register saves information about the I/O Cycle that was trapped and generated the SMI# for software to read.

Bit	Description
63:25	Reserved
24	Read/Write# (RWI)—RO.  0 = Trapped cycle was a write cycle.  1 = Trapped cycle was a read cycle.
23:20	Reserved
19:16	<b>Active-high Byte Enables (AHBE)</b> —RO. This is the DWord-aligned byte enables associated with the trapped cycle. A 1 in any bit location indicates that the corresponding byte is enabled in the cycle.
15:2	<b>Trapped I/O Address (TIOA)</b> —RO. This is the DWord-aligned address of the trapped cycle.
1:0	Reserved



### 10.1.20 TWDR—Trapped Write Data Register

Offset Address: 1E18-1E1Fh Attribute: RO Default Value: 00000000000000 Size: 64-bit

This register saves the data from I/O write cycles that are trapped for software to read.

Bit	Description
63:32	Reserved
31:0	<b>Trapped I/O Data (TIOD)</b> —RO. DWord of I/O write data. This field is undefined after trapping a read cycle.

#### 10.1.21 **IOTRn—I/O Trap Register (0-3)**

Offset Address: 1E80-1E87h Register 0 Attribute: R/W

1E88-1E8Fh Register 1 1E90-1E97h Register 2 1E98-1E9Fh Register 3

Default Value: 00000000000000 Size: 64-bit

These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

Bit	Description
63:50	Reserved
	Read/Write Mask (RWM)—R/W.
49	0 = The cycle must match the type specified in bit 48. 1 = Trapping logic will operate on both read and write cycles.
	Read/Write# (RWIO)—R/W.  0 = Write
48	1 = Read
	NOTE: The value in this field does not matter if bit 49 is set.
47:40	Reserved
39:36	Byte Enable Mask (BEM)—R/W. A 1 in any bit position indicates that any value in the corresponding byte enable bit in a received cycle will be treated as a match. The corresponding bit in the Byte Enables field, below, is ignored.
35:32	Byte Enables (TBE)—R/W. Active-high DWord-aligned byte enables.
31:24	Reserved
23:18	Address[7:2] Mask (ADMA)—R/W. A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for traps on address ranges up to 256 bytes in size.
17:16	Reserved
15:2	I/O Address[15:2] (IOAD)—R/W. DWord-aligned address
1	Reserved
0	Trap and SMI# Enable (TRSE)—R/W.  0 = Trapping and SMI# logic disabled.  1 = The trapping logic specified in this register is enabled.



### 10.1.22 DMC—DMI Miscellaneous Control Register

Offset Address: 2010–2013h Attribute: R/W Default Value: 00000002h Size: 32-bit

Bit	Description
31:20	Reserved
19	DMI Misc. Control Field 1—R/W. BIOS shall always program this field.  0 = Disable DMI Power Savings.  1 = Enable DMI Power Savings.
18:0	Reserved

### 10.1.23 CIR6—Chipset Initialization Register 6

Offset Address: 2024–2027h Attribute: R/W Default Value: 0B4030C0h Size: 32-bit

Bit	Description
31:24 (Mobile Only)	Reserved
23:21 (Mobile Only)	CIR6 Field 2—R/W. BIOS must program this field to 011b.
20:8 (Mobile Only)	Reserved
31:8 (Desktop Only)	Reserved
7	CIR6 Field 1—R/W. BIOS must clear this bit.
6:0	Reserved

#### 10.1.24 DMC2—DMI Miscellaneous Control Register 2

Offset Address: 2324–2327h Attribute: R/W Default Value: 0FFF0FFFh Size: 32-bit

Bit	Description
31:28	Reserved
27:16	DMI Misc. Control Field 2—R/W. BIOS shall always program this field.
15:0	Reserved



# 10.1.25 TCTL—TCO Configuration Register

Offset Address: 3000-3000h Attribute: R/W Default Value: 00h Size: 8-bit

Bit	Description
7	TCO IRQ Enable (IE)—R/W.  0 = TCO IRQ is disabled.  1 = TCO IRQ is enabled, as selected by the TCO_IRQ_SEL field.
6:3	Reserved
2:0	TCO IRQ Select (IS)—R/W. Specifies on which IRQ the TCO will internally appear. If not using the APIC, the TCO interrupt must be routed to IRQ9-11, and that interrupt is not sharable with the SERIRQ stream, but is shareable with other PCI interrupts. If using the APIC, the TCO interrupt can also be mapped to IRQ20-23, and can be shared with other interrupt.  000 = IRQ 9 001 = IRQ 10 010 = IRQ 11 011 = Reserved 100 = IRQ 20 (only if APIC enabled) 101 = IRQ 21 (only if APIC enabled) 110 = IRQ 22 (only if APIC enabled) 111 = IRQ 23 (only if APIC enabled) When setting the these bits, the IE bit should be cleared to prevent glitching. When the interrupt is mapped to APIC interrupts 9, 10, or 11, the APIC should be programmed for active-high reception. When the interrupt is mapped to APIC interrupts 20 through 23, the APIC should be programmed for active-low reception.



# 10.1.26 D31IP—Device 31 Interrupt Pin Register

Offset Address: 3100–3103h Attribute: R/W, RO Default Value: 03243200h Size: 32-bit

Bit	Description
31:28	Reserved
27:24	Thermal Throttle Pin (TTIP)—R/W. Indicates which pin the Thermal Throttle controller drives as its interrupt  0h = No interrupt 1h = INTA# 2h = INTB# (Default) 3h = INTC# 4h = INTD# 5h-Fh = Reserved
23:20	SATA Pin 2 (SIP2)—R/W. Indicates which pin the SATA controller 2 drives as its interrupt.  Oh = No interrupt  1h = INTA#  2h = INTB# (Default)  3h = INTC#  4h = INTD#  5h-Fh = Reserved
19:16	Reserved
15:12	SMBus Pin (SMIP)—R/W. Indicates which pin the SMBus controller drives as its interrupt.  Oh = No interrupt  1h = INTA#  2h = INTB# (Default)  3h = INTC#  4h = INTD#  5h-Fh = Reserved
11:8	SATA Pin (SIP)—R/W. Indicates which pin the SATA controller drives as its interrupt.  Oh = No interrupt  1h = INTA#  2h = INTB# (Default)  3h = INTC#  4h = INTD#  5h-Fh = Reserved
7:4	Reserved
3:0	LPC Bridge Pin (LIP)—RO. Currently, the LPC bridge does not generate an interrupt, so this field is read-only and 0.



### 10.1.27 D30IP—Device 30 Interrupt Pin Register

Offset Address: 3104–3107h Attribute: RO Default Value: 00000000h Size: 32-bit

Bit	Description
31:4	Reserved
3:0	PCI Bridge Pin (PIP)—RO. Currently, the PCI bridge does not generate an interrupt, so this field is read-only and 0.

## 10.1.28 D29IP—Device 29 Interrupt Pin Register

Offset Address: 3108–310Bh Attribute: R/W Default Value: 10004321h Size: 32-bit

Bit	Description
31:4	Reserved
3:0	EHCI #1 Pin (E1P)—R/W. Indicates which pin the EHCI controller #1 drives as its interrupt, if controller exists.  Oh = No interrupt  1h = INTA# (Default)  2h = INTB#  3h = INTC#  4h = INTD#  5h-7h = Reserved  NOTE: EHCI Controller #1 is mapped to Device 29 Function 0 when RMH is enabled.



# 10.1.29 D28IP—Device 28 Interrupt Pin Register

Offset Address: 310C-310Fh Attribute: R/W Default Value: 00214321h Size: 32-bit

Bit	Description
31:28	PCI Express* #8 Pin (P8IP)—R/W. Indicates which pin the PCI Express* port #8 drives as its interrupt.  0h = No interrupt 1h = INTA# 2h = INTB# (Default) 3h = INTC# 4h = INTD# 5h-7h = Reserved
27:24	PCI Express #7 Pin (P7IP)—R/W. Indicates which pin the PCI Express port #7 drives as its interrupt.  0h = No interrupt 1h = INTA# (Default) 2h = INTB# 3h = INTC# 4h = INTD# 5h-7h = Reserved
23:20	PCI Express* #6 Pin (P6IP)—R/W. Indicates which pin the PCI Express* port #6 drives as its interrupt.  0h = No interrupt 1h = INTA# 2h = INTB# (Default) 3h = INTC# 4h = INTD# 5h-7h = Reserved
19:16	PCI Express #5 Pin (P5IP)—R/W. Indicates which pin the PCI Express port #5 drives as its interrupt.  0h = No interrupt 1h = INTA# (Default) 2h = INTB# 3h = INTC# 4h = INTD# 5h-7h = Reserved
15:12	PCI Express #4 Pin (P4IP)—R/W. Indicates which pin the PCI Express* port #4 drives as its interrupt.  0h = No interrupt 1h = INTA# 2h = INTB# 3h = INTC# 4h = INTD# (Default) 5h-7h = Reserved
11:8	PCI Express #3 Pin (P3IP)—R/W. Indicates which pin the PCI Express port #3 drives as its interrupt.  Oh = No interrupt  1h = INTA#  2h = INTB#  3h = INTC# (Default)  4h = INTD#  5h-7h = Reserved



Bit	Description
7:4	PCI Express #2 Pin (P2IP)—R/W. Indicates which pin the PCI Express port #2 drives as its interrupt.  0h = No interrupt 1h = INTA# 2h = INTB# (Default) 3h = INTC# 4h = INTD# 5h-7h = Reserved
3:0	PCI Express #1 Pin (P1IP)—R/W. Indicates which pin the PCI Express port #1 drives as its interrupt.  Oh = No interrupt  1h = INTA# (Default)  2h = INTB#  3h = INTC#  4h = INTD#  5h-7h = Reserved

# 10.1.30 D27IP—Device 27 Interrupt Pin Register

Offset Address: 3110–3113h Attribute: R/W Default Value: 00000001h Size: 32-bit

Bit	Description
31:4	Reserved
3:0	Intel <sup>®</sup> High Definition Audio Pin (ZIP)—R/W. Indicates which pin the Intel <sup>®</sup> High Definition Audio controller drives as its interrupt.  0h = No interrupt 1h = INTA# (Default) 2h = INTB# 3h = INTC# 4h = INTD# 5h-Fh = Reserved



### 10.1.31 D26IP—Device 26 Interrupt Pin Register

Offset Address: 3114–3117h Attribute: R/W Default Value: 30000321h Size: 32-bit

Bit	Description
31:4	Reserved
3:0	EHCI #2 Pin (E2P)—R/W. Indicates which pin EHCI controller #2 drives as its interrupt, if controller exists.  Oh = No Interrupt 1h = INTA# (Default) 2h = INTB# 3h = INTC# 4h = INTD# 5h-Fh = Reserve NOTE: EHCI Controller #2 is mapped to Device 26 Function 0 when RMH is enabled and Device 26 function 7 when RMH is disabled.

### 10.1.32 D25IP—Device 25 Interrupt Pin Register

Offset Address: 3118–311Bh Attribute: R/W Default Value: 00000001h Size: 32-bit

Bit	Description
31:4	Reserved
3:0	GBE LAN Pin (LIP)—R/W. Indicates which pin the internal GbE LAN controller drives as its interrupt  0h = No Interrupt 1h = INTA# (Default) 2h = INTB# 3h = INTC# 4h = INTD# 5h-Fh = Reserved

## 10.1.33 D22IP—Device 22 Interrupt Pin Register

Offset Address: 3124–3127h Attribute: R/W Default Value: 00000001h Size: 32-bit

Bit	Description
31:16	Reserved
15:12	KT Pin (KTIP)—R/W. Indicates which pin the Keyboard text PCI functionality drives as its interrupt  0h = No Interrupt  1h = INTA#  2h = INTB#  3h = INTC#  4h = INTD#  5h-Fh = Reserved



Bit	Description
11:8	IDE-R Pin (IDERIP)—R/W. Indicates which pin the IDE Redirect PCI functionality drives as its interrupt  0h = No Interrupt  1h = INTA#  2h = INTB#  3h = INTC#  4h = INTD#  5h-Fh = Reserved
7:4	Intel® MEI #2 Pin (MEI2IP)—R/W. Indicates which pin the Management Engine Interface #2 drives as its interrupt  0h = No Interrupt 1h = INTA# 2h = INTB# 3h = INTC# 4h = INTD# 5h-Fh = Reserved
3:0	Intel® MEI #1 Pin (MEI1IP)—R/W. Indicates which pin the Management Engine Interface controller #1 drives as its interrupt  0h = No Interrupt 1h = INTA# 2h = INTB# 3h = INTC# 4h = INTD# 5h-Fh = Reserved

## 10.1.34 D31IR—Device 31 Interrupt Route Register

Offset Address: 3140–3141h Attribute: R/W Default Value: 3210h Size: R/W

Bit	Description
15	Reserved
14:12	Interrupt D Pin Route (IDR)—R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 31 functions.  Oh = PIRQA#  1h = PIRQB#  2h = PIRQC#  3h = PIRQD# (Default)  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#
11	Reserved
10:8	Interrupt C Pin Route (ICR)—R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 31 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# (Default) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#



Bit	Description
7	Reserved
6:4	Interrupt B Pin Route (IBR)—R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 31 functions.  Oh = PIRQA#  1h = PIRQB# (Default)  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#
3	Reserved
2:0	Interrupt A Pin Route (IAR)—R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 31 functions.  Oh = PIRQA# (Default)  1h = PIRQB#  2h = PIRQC#  3h = PIRQC#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#

# 10.1.35 D30IR—Device 30 Interrupt Route Register

Offset Address: 3142–3143h Attribute: RO
Default Value: 0000h Size: 16-bit

Bit	Description
15:0	Reserved. No interrupts generated from Device 30.



# 10.1.36 D29IR—Device 29 Interrupt Route Register

Offset Address: 3144–3145h Attribute: R/W Default Value: 3210h Size: R/W

Bit	Description
15	Reserved
14:12	Interrupt D Pin Route (IDR)—R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 29 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# (Default) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	Interrupt C Pin Route (ICR)—R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 29 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# (Default) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	Interrupt B Pin Route (IBR)—R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 29 functions.  Oh = PIRQA#  1h = PIRQB# (Default)  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#
3	Reserved
2:0	Interrupt A Pin Route (IAR)—R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 29 functions.  Oh = PIRQA# (Default)  1h = PIRQB#  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#



# 10.1.37 D28IR—Device 28 Interrupt Route Register

Offset Address: 3146-3147h Attribute: R/W Default Value: 3210h Size: 16-bit

Bit	Description
15	Reserved
14:12	Interrupt D Pin Route (IDR)—R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 28 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQC# 3h = PIRQD# (Default) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	Interrupt C Pin Route (ICR)—R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 28 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# (Default) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	Interrupt B Pin Route (IBR)—R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 28 functions.  0h = PIRQA# 1h = PIRQB# (Default) 2h = PIRQC# 3h = PIRQC# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	Interrupt A Pin Route (IAR)—R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 28 functions.  Oh = PIRQA# (Default)  1h = PIRQB#  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#



# 10.1.38 D27IR—Device 27 Interrupt Route Register

Offset Address: 3148-3149h Attribute: R/W Default Value: 3210h Size: 16-bit

Bit	Description
15	Reserved
14:12	Interrupt D Pin Route (IDR)—R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 27 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQC# 3h = PIRQD# (Default) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	Interrupt C Pin Route (ICR)—R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 27 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# (Default) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	Interrupt B Pin Route (IBR)—R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 27 functions.  0h = PIRQA# 1h = PIRQB# (Default) 2h = PIRQC# 3h = PIRQC# 5h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	Interrupt A Pin Route (IAR)—R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 27 functions.  Oh = PIRQA# (Default)  1h = PIRQB#  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#



# 10.1.39 D26IR—Device 26 Interrupt Route Register

Offset Address: 314C-314Fh Attribute: R/W Default Value: 3210h Size: 16-bit

Bit	Description
15	Reserved
14:12	Interrupt D Pin Route (IDR)—R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 26 functions:  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# (Default) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	Interrupt C Pin Route (ICR)—R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 26 functions.  Oh = PIRQA#  1h = PIRQB#  2h = PIRQC# (Default)  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#
7	Reserved
6:4	Interrupt B Pin Route (IBR)—R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 26 functions.  Oh = PIRQA#  1h = PIRQB# (Default)  2h = PIRQC#  3h = PIRQC#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#
3	Reserved
2:0	Interrupt A Pin Route (IAR)—R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 26 functions.  Oh = PIRQA# (Default)  1h = PIRQB#  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#



# 10.1.40 D25IR—Device 25 Interrupt Route Register

Offset Address: 3150–3151h Attribute: R/W Default Value: 3210h Size: 16-bit

Bit	Description
15	Reserved
14:12	Interrupt D Pin Route (IDR)—R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 25 functions:  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQC# 3h = PIRQD# (Default) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	Interrupt C Pin Route (ICR)—R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 25 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# (Default) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	Interrupt B Pin Route (IBR)—R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 25 functions.  0h = PIRQA# 1h = PIRQB# (Default) 2h = PIRQC# 3h = PIRQC# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	Interrupt A Pin Route (IAR)—R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 25 functions.  Oh = PIRQA# (Default)  1h = PIRQB#  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#



# 10.1.41 D24IR—Device 24 Interrupt Route Register

Offset Address: 3154–3155h Attribute: R/W Default Value: 3210h Size: 16-bit

Bit	Description
15	Reserved
14:12	Interrupt D Pin Route (IDR)—R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 24 functions:  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQC# 3h = PIRQD# (Default) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	Interrupt C Pin Route (ICR)—R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 24 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# (Default) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	Interrupt B Pin Route (IBR)—R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 24 functions.  0h = PIRQA# 1h = PIRQB# (Default) 2h = PIRQC# 3h = PIRQC# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	Interrupt A Pin Route (IAR)—R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 24 functions.  Oh = PIRQA# (Default)  1h = PIRQB#  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#



# 10.1.42 D22IR—Device 22 Interrupt Route Register

Offset Address: 315C-315Fh Attribute: R/W Default Value: 3210h Size: 16-bit

Bit	Description
15	Reserved
14:12	Interrupt D Pin Route (IDR)—R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 22 functions:  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# (Default) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	Interrupt C Pin Route (ICR)—R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 22 functions.  0h = PIRQA# 1h = PIRQB# 2h = PIRQC# (Default) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	Interrupt B Pin Route (IBR)—R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 22 functions.  0h = PIRQA# 1h = PIRQB# (Default) 2h = PIRQC# 3h = PIRQC# 5h = PIRQE# 6h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	Interrupt A Pin Route (IAR)—R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 22 functions.  Oh = PIRQA# (Default)  1h = PIRQB#  2h = PIRQC#  3h = PIRQD#  4h = PIRQE#  5h = PIRQF#  6h = PIRQG#  7h = PIRQH#



# 10.1.43 OIC—Other Interrupt Control Register

Offset Address: 31FE-31FFh Attribute: R/W Default Value: 0000h Size: 16-bit

Bit	Description
15:12	Reserved
11	Intel <sup>®</sup> TPM Interrupt Polarity Enable (TPMINTPOL): When this bit is cleared to 0 the Intel TPM IRQ signal will be forced to operate in ActiveHigh mode regardless of the setting of the IOAPIC RTE for the corresponding interrupt.  When this bit is set to 1 the Intel TPM IRQ signal's polarity will be set to match the corresponding IOAPIC RTE polarity. If the IOAPIC is programmed for ActiveLow mode the corresponding Intel TPM IRQ will operate in ActiveLow mode. If the IOAPIC RTE is programmed for ActiveHigh mode the corresponding Intel TPM IRQ will operate in ActiveHigh mode.
10	Reserved
9	Coprocessor Error Enable (CEN)—R/W.  0 = FERR# will not generate IRQ13 nor IGNNE#.  1 = If FERR# is low, the PCH generates IRQ13 internally and holds it until an I/O port F0h write. It will also drive IGNNE# active.
8	APIC Enable (AEN)—R/W.  0 = The internal IOxAPIC is disabled.  1 = Enables the internal IOxAPIC and its address decode.  NOTE: Software should read this register after modifying APIC enable bit prior to access to the IOxAPIC address range.
7:0	APIC Range Select (ASEL)—R/W.These bits define address bits 19:12 for the IOxAPIC range. The default value of 00h enables compatibility with prior PCH products as an initial value. This value must not be changed unless the IOxAPIC Enable bit is cleared.

NOTE: FEC10000h - FEC3FFFFh is allocated to PCIe when I/OxApic Enable (PAE) bit is set.



#### 10.1.44 PRSTS—Power and Reset Status

Offset Address: 3310–3313h Attribute: RO, R/WC Default Value: 02020000h Size: 32-bit

Bit	Description
31:16	Reserved
15	<b>Power Management Watchdog Timer</b> —R/WC. This bit is set when the Power Management watchdog timer causes a global reset.
14:7	Reserved
6	Intel® Management Engine Watchdog Timer Status—R/WC. This bit is set when the Intel Management Engine watchdog timer causes a global reset.
5	Wake On Lan Override Wake Status (WOL_OVR_WK_STS)—R/WC. This bit gets set when all of the following conditions are met:  • Integrated LAN Signals a Power Management Event  • The system is not in S0  • The "WOL Enable Override" bit is set in configuration space.  BIOS can read this status bit to determine this wake source.  Software clears this bit by writing a 1 to it.
4	Reserved
3	ME Host Power Down (ME_HOST_PWRDN)—R/WC.This bit is set when the Intel Management Engine generates a host reset with power down.
2	<b>ME Host Reset Warm Status (ME_HRST_WARM_STS)</b> —R/WC. This bit is set when the Intel <sup>®</sup> Management Engine generates a Host reset without power cycling. Software clears this bit by writing a 1 to this bit position.
1	<b>ME Host Reset Cold Status (ME_HRST_COLD_STS)</b> —R/WC. This bit is set when the Intel Management Engine generates a Host reset with power cycling. Software clears this bit by writing a 1 to this bit position.
0	ME WAKE STATUS (ME_WAKE_STS)—R/WC. This bit is set when the Intel Management Engine generates a Non-Maskable wake event, and is not affected by any other enable bit. When this bit is set, the Host Power Management logic wakes to S0.

# 10.1.45 CIR7—Chipset Initalization Register 7

Offset Address: 3314–3317h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:4	Reserved
3:0	CIR7 Field 1— R/W. BIOS must program this field to 1111b.



#### 10.1.46 CIR8—Chipset Initialization Register 8

Offset Address: 3324–3327h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIR8 Field 1—R/W. BIOS must program this field to 04000000h.

#### 10.1.47 CIR9—Chipset Initialization Register 9

Offset Address: 3330–3333h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit		Description
31	L:0	CIR9 Field 1—R/W. BIOS must program this field to 00000000h.

#### 10.1.48 CIR10—Chipset Initialization Register 10

Offset Address: 3340–3343h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIR10 Field 1—R/W. BIOS must program this field to 00000000h for Intel <sup>®</sup> Core™ i5 processor-based systems.

#### 10.1.49 CIR13—Chipset Initialization Register 13

Offset Address: 3350–3353h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIR13 Field 1—R/W. BIOS must program this field to 000FFFFFh for Intel <sup>®</sup> Core <sup>™</sup> i5 processorbased systems.

#### 10.1.50 CIR14—Chipset Initialization Register 14

Offset Address: 3368–336Bh Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
	CIR14 Field 1—R/W. BIOS must program this field to 00061080h for Intel <sup>®</sup> Core <sup>™</sup> i5 processor-based systems.



#### 10.1.51 CIR15—Chipset Initialization Register 15

Offset Address: 3378–337Bh Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIR15 Field 1—R/W. BIOS must program this field to 00000000h for Intel <sup>®</sup> Core™ i5 processor-based systems.

#### 10.1.52 CIR16—Chipset Initialization Register 16

Offset Address: 3388–338Bh Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIR16 Field 1—R/W. BIOS must program this field to 7F8F9F80h for Intel <sup>®</sup> Core™ i5 processor-based systems.

#### 10.1.53 CIR17—Chipset Initialization Register 17

Offset Address: 33A0-33A3h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIR17 Field 1—R/W. BIOS must program this field to 00000000h for Intel <sup>®</sup> Core™ i5 processor-based systems.

#### 10.1.54 CIR18—Chipset Initialization Register 18

Offset Address: 33A8-33ABh Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	<b>CIR18 Field 1</b> —R/W. BIOS must program this field to 00003900 for Intel <sup>®</sup> Core <sup>™</sup> i5 processor-based systems.

#### 10.1.55 CIR19—Chipset Initialization Register 19

Offset Address: 33C0-33C3h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	<b>CIR19 Field 1—</b> R/W. BIOS must program this field to 00020002h for Intel <sup>®</sup> Core <sup>™</sup> i5 processor-based systems.



# 10.1.56 CIR20—Chipset Initialization Register 20

Offset Address: 33CC-33CFh Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit		Description
31	0:.	<b>CIR20 Field 1—</b> R/W. BIOS must program this field to 00044B00h for Intel <sup>®</sup> Core <sup>™</sup> i5 processor-based systems.

# 10.1.57 CIR21—Chipset Initialization Register 21

Offset Address: 33D0-33D3h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIR21 Field 1—R/W. BIOS must program this field to 00002000h for Intel <sup>®</sup> Core™ i5 processor-based systems.

# 10.1.58 CIR22—Chipset Initialization Register 22

Offset Address: 33D4-33D7h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:0	CIR22 Field 1—R/W. BIOS must program this field to 00020000h for Intel <sup>®</sup> Core <sup>™</sup> i5 processor-based systems.  Program this register after all registers in the 3330-33D3 range and D31:F0:A9h are already programmed.



# 10.1.59 RC—RTC Configuration Register

Offset Address: 3400–3403h Attribute: R/W, R/WLO Default Value: 00000000h Size: 32-bit

Bit	Description
31:5	Reserved
4	Upper 128 Byte Lock (UL)—R/WLO.  0 = Bytes not locked.  1 = Bytes 38h-3Fh in the upper 128-byte bank of RTC RAM are locked and cannot be accessed. Writes will be dropped and reads will not return any ensured data. Bit reset on system reset.
3	Lower 128 Byte Lock (LL)—R/WLO.  0 = Bytes not locked.  1 = Bytes 38h-3Fh in the lower 128-byte bank of RTC RAM are locked and cannot be accessed. Writes will be dropped and reads will not return any ensured data. Bit reset on system reset.
2	Upper 128 Byte Enable (UE)—R/W.  0 = Bytes locked.  1 = The upper 128-byte bank of RTC RAM can be accessed.
1:0	Reserved

#### 10.1.60 HPTC—High Precision Timer Configuration Register

Offset Address: 3404–3407h Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description
31:8	Reserved
7	Address Enable (AE)—R/W.  0 = Address disabled.  1 = The PCH will decode the High Precision Timer memory address range selected by bits 1:0 below.
6:2	Reserved
1:0	Address Select (AS)—R/W. This 2-bit field selects 1 of 4 possible memory address ranges for the High Precision Timer functionality. The encodings are:  00 = FED0_0000h - FED0_03FFh  01 = FED0_1000h - FED0_13FFh  10 = FED0_2000h - FED0_23FFh  11 = FED0_3000h - FED0_33FFh



# 10.1.61 GCS—General Control and Status Register

Offset Address: 3410-3413h Attribute: R/W, R/WLO Default Value: 00000yy0h (yy = xx0000x0b)Size: 32-bit

Bit	Description								
31:13	Reserved.								
12	Function Level Reset Capability Structure Select (FLRCSSEL)—R/W.  0 = Function Level Reset (FLR) will use the standard capability structure with unique capability ID assigned by PCISIG.  1 = Vendor Specific Capability Structure is selected for FLR.								
	<b>Boot BIOS Straps (BBS)</b> —R/W. This field determines the destination of accesses to the BIOS memory range. The default values for these bits represent the strap values of GNT1# /GPIO51 (bit 11) at the rising edge of PWROK and GNT0# (bit 10) at the rising edge of PWROK.								
	Bits 11:10 Description								
	00b LPC								
	01 RESERVED								
	10b PCI								
	11b SPI								
11:10	When PCI is selected, the top 16 MB of memory below 4 GB (FF00_0000h to FFFF_FFFFh) is accepted by the primary side of the PCI P2P bridge and forwarded to the PCI bus. This allows systems with corrupted or unprogrammed flash to boot from a PCI device. The PCI-to-PCI bridge Memory Space Enable bt does not need to be set (nor any other bits) for these cycles to go to PCI. Note that BIOS decode range bits and the other BIOS protection bits have no effect when PCI is selected. This functionality is intended for debug/testing only.  When SPI or LPC is selected, the range that is decoded is further qualified by other configuration bits described in the respective sections.  The value in this field can be overwritten by software as long as the BIOS Interface Lock-Down (bit 0) is not set.  NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® Management Engine or Integrated								
	Server Error Reporting Mode (SERM)—R/W.								
9	<ul> <li>0 = The PCH is the final target of all errors. The Processor sends a messages to the PCH for the purpose of generating NMI.</li> <li>1 = The Processor is the final target of all errors from PCI Express* and DMI. In this mode, if the PCH detects a fatal, non-fatal, or correctable error on DMI or its downstream ports, it sends a message to the Processor. If the PCH receives an ERR_* message from the downstream port, it sends that message to the Processor.</li> </ul>								
8:7	Reserved								
6	FERR# MUX Enable (FME)—R/W. This bit enables FERR# to be a processor break event indication.  0 = Disabled.  1 = The PCH examines FERR# during a C2, C3, or C4 state as a break event.  See Chapter 5.13.4 for a functional description.								



Bit	Description									
5	No Reboot (NR)—R/W. This bit is set when the "No Reboot" strap (SPKR pin on the PCH) is sampled high on PWROK. This bit may be set or cleared by software if the strap is sampled low but may not override the strap when it indicates "No Reboot".  0 = System will reboot upon the second timeout of the TCO timer.  1 = The TCO timer will count down and generate the SMI# on the first timeout, but will not reboot on the second timeout.									
4	Alternate Access Mode Enable (AME)—R/W.  0 = Disabled.  1 = Alternate access read only registers can be written, and write only registers can be read. Before entering a low power state, several registers from powered down parts may need to be saved. In the majority of cases, this is not an issue, as registers have read and write paths. However, several of the ISA compatible registers are either read only or write only. To get data out of write-only registers, and to restore data into read-only registers, the PCH implements an alternate access mode. For a list of these registers see Section 5.13.10.									
3	Shutdown Policy Select (SPS)—R/W.  0 = PCH will drive INIT# in response to the shutdown Vendor Defined Message (VDM). (default)  1 = PCH will treat the shutdown VDM similar to receiving a CF9h I/O write with data value06h, and will drive PLTRST# active.									
2	Reserved Page Route (RPR)—R/W. Determines where to send the reserved page registers. These addresses are sent to PCI or LPC for the purpose of generating POST codes. The I/O addresses modified by this field are: 80h, 84h, 85h, 86h, 88h, 8Ch, 8Dh, and 8Eh.  0 = Writes will be forwarded to LPC, shadowed within the PCH, and reads will be returned from the internal shadow  1 = Writes will be forwarded to PCI, shadowed within the PCH, and reads will be returned from the internal shadow.  NOTE: if some writes are done to LPC/PCI to these I/O ranges, and then this bit is flipped, such that writes will now go to the other interface, the reads will not return what was last written. Shadowing is performed on each interface.  The aliases for these registers, at 90h, 94h, 95h, 96h, 98h, 9Ch, 9Dh, and 9Eh, are always decoded to LPC.									
1	Reserved									
0	BIOS Interface Lock-Down (BILD)—R/WLO.  0 = Disabled.  1 = Prevents BUC.TS (offset 3414, bit 0) and GCS.BBS (offset 3410h, bits 11:10) from being changed. This bit can only be written from 0 to 1 once.									



# 10.1.62 BUC—Backed Up Control Register

Offset Address: 3414–3414h Attribute: R/W Default Value: 0000000xb Size: 8-bit

All bits in this register are in the RTC well and only cleared by RTCRST#

Bit	Description									
7:6	Reserved									
5	LAN Disable—R/W.  0 = LAN is Enabled  1 = LAN is Disabled.  This bit is locked by the Function Disable SUS Well Lockdown register. Once locked this bit can not be changed by software.									
4	Daylight Savings Override (SDO)—R/W.  0 = Daylight Savings is Enabled.  1 = The DSE bit in RTC Register B is set to Read-only with a value of 0 to disable daylight savings.									
3:1	Reserved									
0	Top Swap (TS)—R/W.  0 = PCH will not invert A16.  1 = PCH will invert A16, A17, or A18 (determined by the Boot Block Size soft strap) for cycles going to the BIOS space (but not the feature space) in the FWH.  If PCH is strapped for Top-Swap (GNT3# is low at rising edge of PWROK), then this bit cannot be cleared by software. The strap jumper should be removed and the system rebooted.									



# 10.1.63 FD—Function Disable Register

Offset Address: 3418–341Bh Attribute: R/W Default Value: See bit description Size: 32-bit

When disabling a function, only the configuration space is disabled. Software must ensure that all functionality within a controller that is not desired (such as memory spaces, I/O spaces, and DMA engines) is disabled prior to disabling the function.

When a function is disabled, software must not attempt to re-enable it. A disabled function can only be re-enabled by a platform reset.

Bit	Description									
31:26	Reserved									
25	Serial ATA Disable 2 (SAD2)—R/W. Default is 0. 0 = The SATA controller #2 (D31:F5) is enabled. 1 = The SATA controller #2 (D31:F5) is disabled.									
24	ermal Throttle Disable (TTD)—R/W. Default is 0.  Thermal Throttle is enabled.  Thermal Throttle is disabled.									
23	CI Express* 8 Disable (PE8D)—R/W. Default is 0. When disabled, the link for this ort is put into the "link down" state.  = PCI Express* port #8 is enabled.  = PCI Express port #8 is disabled.									
22	PCI Express 7 Disable (PE7D)—R/W. Default is 0. When disabled, the link for this port is put into the link down state.  0 = PCI Express port #7 is enabled.  1 = PCI Express port #7 is disabled.									
21	PCI Express* 6 Disable (PE6D)—R/W. Default is 0. When disabled, the link for this port is put into the "link down" state.  0 = PCI Express* port #6 is enabled.  1 = PCI Express port #6 is disabled.									
20	PCI Express 5 Disable (PE5D)—R/W. Default is 0. When disabled, the link for this port is put into the link down state.  0 = PCI Express port #5 is enabled.  1 = PCI Express port #5 is disabled.									
19	PCI Express 4 Disable (PE4D)—R/W. Default is 0. When disabled, the link for this port is put into the "link down" state.  0 = PCI Express port #4 is enabled.  1 = PCI Express port #4 is disabled.  NOTE: This bit must be set when Port 1 is configured as a x4.									
18	PCI Express 3 Disable (PE3D)—R/W. Default is 0. When disabled, the link for this port is put into the link down state.  0 = PCI Express port #3 is enabled.  1 = PCI Express port #3 is disabled.  NOTE: This bit must be set when Port 1 is configured as a x4.									
17	PCI Express 2 Disable (PE2D)—R/W. Default is 0. When disabled, the link for this port is put into the link down state.  0 = PCI Express port #2 is enabled.  1 = PCI Express port #2 is disabled.  NOTE: This bit must be set when Port 1 is configured as a x4 or a x2.									



Bit	Description									
16	PCI Express 1 Disable (PE1D)—R/W. Default is 0. When disabled, the link for this port is put into the link down state.  0 = PCI Express port #1 is enabled.  1 = PCI Express port #1 is disabled.									
15	EHCI #1 Disable (EHCI1D)—R/W. Default is 0.  D = The EHCI #1 is enabled.  1 = The EHCI #1 is disabled.									
14	LPC Bridge Disable (LBD)—R/W. Default is 0.  0 = The LPC bridge is enabled.  1 = The LPC bridge is disabled. Unlike the other disables in this register, the following additional spaces will no longer be decoded by the LPC bridge:  • · Memory cycles below 16 MB (1000000h)  • · I/O cycles below 64 KB (10000h)  • · The Internal I/OxAPIC at FECO_0000 to FECF_FFFF  Memory cycle in the LPC BIOS range below 4 GB will still be decoded when this bit is set; however, the aliases at the top of 1 MB (the E and F segment) no longer will be decoded.									
13	EHCI #2 Disable (EHCI2D)—R/W. Default is 0.  0 = The EHCI #2 is enabled.  1 = The EHCI #2 is disabled.									
12:5	Reserved									
4	Intel <sup>®</sup> High Definition Audio Disable (HDAD)—R/W. Default is 0.  0 = The Intel <sup>®</sup> High Definition Audio controller is enabled.  1 = The Intel <sup>®</sup> High Definition Audio controller is disabled and its PCI configuration space is not accessible.									
3	SMBus Disable (SD)—R/W. Default is 0.  0 = The SMBus controller is enabled.  1 = The SMBus controller is disabled. Setting this bit only disables the PCI configuration space.									
2	Serial ATA Disable 1 (SAD1)—R/W. Default is 0.  0 = The SATA controller #1 (D31:F2) is enabled.  1 = The SATA controller #1 (D31:F2) is disabled.									
1	Reserved									
0	BIOS must set this bit to 1b.									



# 10.1.64 CG—Clock Gating

Offset Address: 341C-341Fh Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description									
	Legacy (LPC) Dynamic Clock Gate Enable—R/W.									
31	0 = Legacy Dynamic Clock Gating is Disabled 1 = Legacy Dynamic Clock Gating is Enabled									
30:28 R	eserved									
27 SATA Port 3 Dynamic Clock Gate Enable—R/W.										
(Desktop Only)	0 = SATA Port 3 Dynamic Clock Gating is Disabled 1 = SATA Port 3 Dynamic Clock Gating is Enabled									
26	SATA Port 2 Dynamic Clock Gate Enable—R/W.									
(Desktop Only)	0 = SATA Port 2 Dynamic Clock Gating is Disabled 1 = SATA Port 2 Dynamic Clock Gating is Enabled									
27:26 (Mobile Only)	Reserved									
	SATA Port 1 Dynamic Clock Gate Enable—R/W.									
25	0 = SATA Port 1 Dynamic Clock Gating is Disabled 1 = SATA Port 1 Dynamic Clock Gating is Enabled									
	SATA Port 0 Dynamic Clock Gate Enable—R/W.									
24	0 = SATA Port 0 Dynamic Clock Gating is Disabled 1 = SATA Port 0 Dynamic Clock Gating is Enabled									
	LAN Static Clock Gating Enable (LANSCGE)—R/W.									
23	<ul> <li>0 = LAN Static Clock Gating is Disabled</li> <li>1 = LAN Static Clock Gating is Enabled when the LAN Disable bit is set in the Backed Up Control RTC register.</li> </ul>									
	High Definition Audio Dynamic Clock Gate Enable—R/W.									
22	0 = High Definition Audio Dynamic Clock Gating is Disabled 1 = High Definition Audio Dynamic Clock Gating is Enabled									
	High Definition Audio Static Clock Gate Enable—R/W.									
21	<ul><li>0 = High Definition Audio Static Clock Gating is Disabled</li><li>1 = High Definition Audio Static Clock Gating is Enabled</li></ul>									
	USB EHCI Static Clock Gate Enable—R/W.									
20	0 = USB EHCI Static Clock Gating is Disabled 1 = USB EHCI Static Clock Gating is Enabled									
	USB EHCI Dynamic Clock Gate Enable—R/W.									
19	0 = USB EHCI Dynamic Clock Gating is Disabled 1 = USB EHCI Dynamic Clock Gating is Enabled									
	SATA Port 5 Dynamic Clock Gate Enable—R/W.									
18	0 = SATA Port 5 Dynamic Clock Gating is Disabled 1 = SATA Port 5 Dynamic Clock Gating is Enabled									
	SATA Port 4 Dynamic Clock Gate Enable—R/W.									
17	0 = SATA Port 4 Dynamic Clock Gating is Disabled 1 = SATA Port 4 Dynamic Clock Gating is Enabled									
	PCI Dynamic Gate Enable—R/W.									
16	0 = PCI Dynamic Gating is Disabled 1 = PCI Dynamic Gating is Enabled									



Bit	Description							
15:6	Reserved							
5	SMBus Clock Gating Enable (SMBCGEN)—R/W.  0 = SMBus Clock Gating is Disabled.  1 = SMBus Clock Gating is Enabled.							
4:1	Reserved							
0	PCI Express Root Port Static Clock Gate Enable—R/W.  0 = PCI Express root port Static Clock Gating is Disabled  1 = PCI Express root port Static Clock Gating is Enabled							

#### 10.1.65 FDSW—Function Disable SUS Well

Offset Address: 3420h Attribute: R/W Default Value: 00h Size: 8-bit

Bit	Description								
7	Function Disable SUS Well Lockdown (FDSWL)— R/W  0 = FDSW registers are not locked down  1 = FDSW registers are locked down  NOTE: This bit must be set when Intel <sup>®</sup> Active Management Technology is enabled.								
6:0	Reserved								

#### 10.1.66 FD2—Function Disable 2

Offset Address: 3428–342Bh Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description								
31:0	Reserved								
4	KT Disable (KTD) —R/W. Default is 0.  0 = Keyboard Text controller (D22:F3) is enabled.  1 = Keyboard Text controller (D22:F3) is Disabled								
3	IDE-R Disable (IRERD) —R/W. Default is 0.  0 = IDE Redirect controller (D22:F2) is Enabled.  1 = IDE Redirect controller (D22:F2) is Disabled.								
2	Intel <sup>®</sup> MEI #2 Disable (MEI2D) —R/W. Default is 0.  0 = Intel <sup>®</sup> MEI controller #2 (D22:F1) is enabled.  1 = Intel <sup>®</sup> MEI controller #2 (D22:F1) is disabled.								
1	Intel <sup>®</sup> MEI #1 Disable (MEI1D) —R/W. Default is 0.  0 = Intel <sup>®</sup> MEI controller #1 (D22:F0) is enabled.  1 = Intel <sup>®</sup> MEI controller #1 (D22:F0) is disabled.								
0	Reserved								



# 10.1.67 MISCCTL—Miscellaneous Control Register

Offset Address: 3590-3594h Attribute: R/W Default Value: 00000000h Size: 32-bit

This register is in the suspend well. This register is not reset on D3-to-D0, HCRESET nor core well reset.

Bit	Description								
31:2	Reserved.								
1	EHCI 2 USBR Enable—R/W. When set, this bit enables support for the USB-r redirect device on the EHCI controller in Device 26. SW must complete programming the following registers before this bit is set:  1. Enable RMH  2. HCCSPARAMS (N_CC, N_Ports)								
0	EHCI 1 USBR Enable—R/W. When set, this bit enables support for the USB-r redirect device on the EHCI controller in Device 29. SW must complete programming the following registers before this bit is set:  1. Enable RMH  2. HCCSPARAMS (N_CC, N_Ports)								



# 10.1.68 USBOCM1 - Overcurrent MAP Register 1

Offset Address: 35A0-35A3h Attribute: R/W0 Default Value: C0300C03h Size: 32-bit

All bits in this register are in the Resume Well and is only cleared by RSMRST#.

Bit	Description									
31:24	OC3 Mapping Each bit position maps OC3# to a set of ports as follows: The OC3# pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.									
	Bit	31	30	29	28	27	26	25	24	
	Port	7	6	5	4	3	2	1	0	
	pin is ga	nged to	the o	· ercurr	ent sigr	nal of e	ach po	rt that	has its	s follows: The OC2# corresponding bit set.
23:16	It is soft OC pin.	ware re	esponsi	bility t	o ensur	e that	a giver	n port's	bit ma	p is set only for one
	Bit	23	22	21	20	19	18	17	16	
	Port	7	6	5	4	3	2	1	0	
15:8	pin is ga	nged to	the o	ercurr	ent sigr	nal of e	ach po	rt that	has its	s follows: The OC1# corresponding bit set. up is set only for one
	Bit	15	14	13	12	11	10	9	8	
	Port	7	6	5	4	3	2	1	0	
7:0	pin is ga	nged to	the ov	ercurr	ent sigr	nal of e	ach po	rt that	has its	s follows: The OC0# corresponding bit set. up is set only for one
	Bit	7	6	5	4	3	2	1	0	
	Port	7	6	5	4	3	2	1	0	



# 10.1.69 USBOCM2 - Overcurrent MAP Register 2

Offset Address: 35A4-35A7h Attribute: R/W0 Default Value: 00h Size: 32-bit

All bits in this register are in the Resume Well and is only cleared by RSMRST#

Bit	Description							
31:30 Reserved								
31:24	pin is ga	nged to	the ov	ercurr	ent sigr	nal of e	the to a set of ports as follows: The OC7: ach port that has its corresponding bit so a given port's bit map is set only for one 24	et.
23:22	Reserve	ed						
23:16	OC6 Mapping Each bit position maps OC6# to a set of ports as follows: The OC6 pin is ganged to the overcurrent signal of each port that has its corresponding bit. It is software responsibility to ensure that a given port's bit map is set only for or OC pin.  Bit 21 20 19 18 17 16  Port 13 12 11 10 9 8						ach port that has its corresponding bit so a given port's bit map is set only for on 16	et.
15:14	Reserve	ed						
15:8	pin is ga	nged to	the ov	/ercurr	ent sigr	nal of e	i# to a set of ports as follows: The OC5 ach port that has its corresponding bit so a given port's bit map is set only for one 8	et.
7:0	OC4 Mapping Each bit position maps OC4# to a set of ports as follows: The OC4# pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.  Bit 5 4 3 2 1 0  Port 13 12 11 10 9 8							



# 10.1.70 RMHWKCTL- Rate Matching Hub Wake Control Register

Offset Address: 35B0-35B3h Attribute: R/W Default Value: 00000000h Size: 32-bit

All bits in this register are in the Resume Well and is only cleared by RSMRST#.

Bit	Description	
31:10	Reserved	
9	RMH 2 Inherit EHCI2 Wake Control Settings: When this bit is set, the RMH behaves as if bits 6:4 of this register reflect the appropriate bits of EHCI PORTSC0 bits 22:20.	
8	RMH 1 Inherit EHCI1 Wake Control Settings: When this bit is set, the RMH behaves as if bits 2:0 of this register reflect the appropriate bits of EHCI PORTSC0 bits 22:20.	
7	RMH 2 Upstream Wake on Device Resume This bit governs the hub behavior when globally suspended and the system is in Sx.  0 = Enables the port to be sensitive to device initiated resume events as system wake-up events. That is, the hub will initiate a resume on its upstream port and cause a wake from Sx when a device resume occurs on an enabled DS port  1 = Device resume event is seen on a downstream port, the hub does not initiate a wake upstream and does not cause a wake from Sx	
6	RMH 2 Upstream Wake on OC Disable This bit governs the hub behavior when globally suspended and the system is in Sx.  0 = Enables the port to be sensitive to over-current conditions as system wake-up events. That is, the hub will initiate a resume on its upstream port and cause a wake from Sx when an OC condition occurs on an enabled DS port  1 = Over-current event does not initiate a wake upstream and does not cause a wake from Sx	
5	RMH 2 Upstream Wake on Disconnect Disable This bit governs the hub behavior when globally suspended and the system is in Sx  0 = Enables disconnect events on downstream port to be treated as resume events to be propagated upstream. In this case, it is allowed to initiate a wake on its upstream port and cause a system wake from Sx in response to a disconnect event on a downstream port  1 = Downstream disconnect events do not initiate a resume on its upstream port or cause a resume from Sx.	
4	RMH 2 Upstream Wake on Connect Enable This bit governs the hub behavior when globally suspended and the system is in Sx.  0 = Enables connect events on a downstream port to be treated as resume events to be propagated upstream. As well as waking up the system from Sx.  1 = Downstream connect events do not wake the system from Sx nor does it initiate a resume on its upstream port.	
3	RMH 1 Upstream Wake on Device Resume This bit governs the hub behavior when globally suspended and the system is in Sx.  0 = Enables the port to be sensitive to device initiated resume events as system wake-up events. That is, the hub will initiate a resume on its upstream port and cause a wake from Sx when a device resume occurs on an enabled DS port  1 = Device resume event is seen on a downstream port, the hub does not initiate a wake upstream and does not cause a wake from Sx	



Bit	Description		
2	RMH 1 Upstream Wake on OC Disable This bit governs the hub behavior when globally suspended and the system is in Sx.  0 = Enables the port to be sensitive to over-current conditions as system wake-up events. That is, the hub will initiate a resume on its upstream port and cause a wake from Sx when an OC condition occurs on an enabled DS port  1 = Over-current event does not initiate a wake upstream and does not cause a wake from Sx		
1	RMH 1 Upstream Wake on Disconnect Disable This bit governs the hub behavior when globally suspended and the system is in Sx  0 = Enables disconnect events on downstream port to be treated as resume events to be propagated upstream. In this case, it is allowed to initiate a wake on its upstream port and cause a system wake from Sx in response to a disconnect event on a downstream port  1 = Downstream disconnect events do not initiate a resume on its upstream port or cause a resume from Sx.		
0	RMH 1 Upstream Wake on Connect Enable This bit governs the hub behavior when globally suspended and the system is in Sx.  0 = Enables connect events on a downstream port to be treated as resume events to be propagated upstream. As well as waking up the system from Sx.  1 = Downstream connect events do not wake the system from Sx nor does it initiate a resume on its upstream port.		







# 11 PCI-to-PCI Bridge Registers (D30:F0)

The PCH PCI bridge resides in PCI Device 30, Function 0 on bus #0. This implements the buffering and control logic between PCI and the backbone. The arbitration for the PCI bus is handled by this PCI device.

# 11.1 PCI Configuration Registers (D30:F0)

**Note:** Address locations that are not shown should be treated as Reserved (see Section 9.2 for details).

Table 11-1. PCI Bridge Register Address Map (PCI-PCI—D30:F0)

Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PSTS	PCI Status	0010h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h-0Bh	CC	Class Code	060401h	RO
0Dh	PMLT	Primary Master Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	01h	RO
18h-1Ah	BNUM	Bus Number	000000h	RO
1Bh	SMLT	Secondary Master Latency Timer	00h	R/W
1Ch-1Dh	IOBASE_LIMIT	I/O Base and Limit	0000h	R/W, RO
1Eh-1Fh	SECSTS	Secondary Status	0280h	R/WC, RO
20h-23h	MEMBASE_ LIMIT	Memory Base and Limit	00000000h	R/W
24h-27h	PREF_MEM_ BASE_LIMIT	Prefetchable Memory Base and Limit	00010001h	R/W, RO
28h-2Bh	PMBU32	Prefetchable Memory Upper 32 Bits	00000000h	R/W
2Ch-2Fh	PMLU32	Prefetchable Memory Limit Upper 32 Bits	00000000h	R/W
34h	CAPP	Capability List Pointer	50h	RO
3Ch-3Dh	INTR	Interrupt Information	0000h	R/W, RO
3Eh-3Fh	BCTRL	Bridge Control	0000h	R/WC, RO, R/W
40h-41h	SPDH	Secondary PCI Device Hiding	0000h	R/W, RO
44h-47h	DTC	Delayed Transaction Control	00000000h	R/W
48h-4Bh	BPS	Bridge Proprietary Status	00000000h	R/WC, RO
4Ch-4Fh	BPC	Bridge Policy Configuration	00001200h	R/W RO
50-51h	SVCAP	Subsystem Vendor Capability Pointer	000Dh	RO
54h-57h	SVID	Subsystem Vendor IDs	00000000	R/WO



# 11.1.1 VID— Vendor Identification Register (PCI-PCI—D30:F0)

Offset Address: 00h-01h Attribute: RO
Default Value: 8086h Size: 16 bits

Bit	Description
15:0	<b>Vendor ID</b> —RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h.

#### 11.1.2 DID— Device Identification Register (PCI-PCI—D30:F0)

Offset Address: 02h-03h Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID—</b> RO. This is a 16-bit value assigned to the PCI bridge. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.

#### 11.1.3 PCICMD—PCI Command (PCI-PCI—D30:F0)

Offset Address: 04h–05h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	Interrupt Disable (ID)—RO. Hardwired to 0. The PCI bridge has no interrupts to disable
9	Fast Back to Back Enable (FBE)—RO. Hardwired to 0, per the <i>PCI Express* Base Specification, Revision 1.0a.</i>
8	SERR# Enable (SERR_EN)—R/W.  0 = Disable.  1 = Enable the PCH to generate an NMI (or SMI# if NMI routed to SMI#) when the D30:F0 SSE bit (offset 06h, bit 14) is set.
7	Wait Cycle Control (WCC)—RO. Hardwired to 0, per the <i>PCI Express* Base Specification, Revision 1.0a.</i>
6	Parity Error Response (PER)—R/W.  0 = The PCH ignores parity errors on the PCI bridge.  1 = The PCH will set the SSE bit (D30:F0, offset 06h, bit 14) when parity errors are detected on the PCI bridge.
5	VGA Palette Snoop (VPS)—RO. Hardwired to 0, per the <i>PCI Express* Base Specification, Revision 1.0a.</i>
4	Memory Write and Invalidate Enable (MWE)—RO. Hardwired to 0, per the <i>PCI Express*</i> Base Specification, Revision 1.0a
3	Special Cycle Enable (SCE)—RO. Hardwired to 0, per the <i>PCI Express* Base Specification, Revision 1.0a</i> and the <i>PCI- to-PCI Bridge Specification.</i>



Bit	Description
2	Bus Master Enable (BME)—R/W.  0 = Disable  1 = Enable. Allows the PCI-to-PCI bridge to accept cycles from PCI.
1	Memory Space Enable (MSE)—R/W. Controls the response as a target for memory cycles targeting PCI.  0 = Disable 1 = Enable
0	I/O Space Enable (IOSE)—R/W. Controls the response as a target for I/O cycles targeting PCI.  0 = Disable 1 = Enable

# 11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0)

Offset Address: 06h-07h Attribute: R/WC, RO Default Value: 0010h Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to

the bit has no effect.

Bit	Description
15	Detected Parity Error (DPE)—R/WC.  0 = Parity error Not detected.  1 = Indicates that the PCH detected a parity error on the internal backbone. This bit gets set even if the Parity Error Response bit (D30:F0:04 bit 6) is not set.



#### Bit Description Signaled System Error (SSE)-R/WC. Several internal and external sources of the bridge can cause SERR#. The first class of errors is parity errors related to the backbone. The PCI bridge captures generic data parity errors (errors it finds on the backbone) as well as errors returned on backbone cycles where the bridge was the master. If either of these two conditions is met, and the primary side of the bridge is enabled for parity error response, SERR# will be captured as shown below. CMD.PERE Backbone Parity Error PSTS.DPE PSTS.DPD As with the backbone, the PCI bus captures the same sets of errors. The PCI bridge captures generic data parity errors (errors it finds on PCI) as well as errors returned on PCI cycles where the bridge was the master. If either of these two conditions is met, and the secondary side of the bridge is enabled for parity error response, SERR# will be captured as shown below. BCTRLPERE BICTIRLISIES: P CI Parity Error SSTS DPF SSTS.DPD 14 The final class of errors is system bus errors. There are three status bits associated with system bus errors, each with a corresponding enable. The diagram capturing this is shown below. Posted Write Master Aborts -BCTRLMAM. BCTRL.DTS -BCTRL.DTE -Secondary Bus System Errors SISTIS.RTA-BPC.RTAE BCTRLSEE SSTS.RSE After checking for the three above classes of errors, an SERR# is generated, and PSTS.SSE logs the generation of SERR#, if CMD.SEE (D30:F0:04, bit 8) is set, as shown below. PSTS.SSE Backbone Parity Error PCI Parity Error Secondary Bus System Errors SERR# CMD.SEE -Received Master Abort (RMA)-R/WC. 13 0 = No master abort received. 1 = Set when the bridge receives a master abort status from the backbone. Received Target Abort (RTA)-R/WC. 12 0 = No target abort received. 1 = Set when the bridge receives a target abort status from the backbone.



Bit	Description
11	Signaled Target Abort (STA)—R/WC.  0 = No signaled target abort  1 = Set when the bridge generates a completion packet with target abort status on the backbone.
10:9	Reserved.
8	Data Parity Error Detected (DPD)—R/WC.  0 = Data parity error Not detected.  1 = Set when the bridge receives a completion packet from the backbone from a previous request, and detects a parity error, and CMD.PERE is set (D30:F0:04 bit 6).
7:5	Reserved.
4	Capabilities List (CLIST)—RO. Hardwired to 1. Capability list exist on the PCI bridge.
3	Interrupt Status (IS)—RO. Hardwired to 0. The PCI bridge does not generate interrupts.
2:0	Reserved

# 11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)

Offset Address: 08h Attribute: RO Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

# 11.1.6 CC—Class Code Register (PCI-PCI—D30:F0)

Offset Address: 09h-0Bh Attribute: RO Default Value: 060401h Size: 24 bits

Bit	Description		
23:16	Base Class Code (BCC)—RO. Hardwired to 06h. Indicates this is a bridge device.		
15:8	<b>Sub Class Code (SCC)</b> —RO. Hardwired to 04h. Indicates this device is a PCI-to-PCI bridge.		
7:0	<b>Programming Interface (PI)</b> —RO. Hardwired to 01h. Indicates the bridge is subtractive decode		



# 11.1.7 PMLT—Primary Master Latency Timer Register (PCI-PCI—D30:F0)

Offset Address: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:3	Master Latency Timer Count (MLTC)—RO. Reserved per the <i>PCI Express* Base Specification, Revision 1.0a</i> .
2:0	Reserved

# 11.1.8 HEADTYP—Header Type Register (PCI-PCI—D30:F0)

Offset Address: 0Eh Attribute: RO Default Value: 01h Size: 8 bits

Bit	Description
7	Multi-Function Device (MFD)—RO. A 0 indicates a single function device
6:0	<b>Header Type (HTYPE)</b> —RO. This 7-bit field identifies the header layout of the configuration space, which is a PCI-to-PCI bridge in this case.

# 11.1.9 BNUM—Bus Number Register (PCI-PCI—D30:F0)

Offset Address: 18h-1Ah Attribute: R/W Default Value: 000000h Size: 24 bits

Bit	Description
23:16	<b>Subordinate Bus Number (SBBN)</b> —R/W. Indicates the highest PCI bus number below the bridge.
15:8	Secondary Bus Number (SCBN)—R/W. Indicates the bus number of PCI.
7:0	Primary Bus Number (PBN)—R/W. This field is default to 00h. In a multiple-PCH system, programmable PBN allows an PCH to be located on any bus. System configuration software is responsible for initializing these registers to appropriate values. PBN is not used by hardware in determining its bus number.



# 11.1.10 SMLT—Secondary Master Latency Timer Register (PCI-PCI—D30:F0)

Offset Address: 1Bh Attribute: R/W Default Value: 00h Size: 8 bits

This timer controls the amount of time the PCH PCI-to-PCI bridge will burst data on its secondary interface. The counter starts counting down from the assertion of FRAME#. If the grant is removed, then the expiration of this counter will result in the deassertion of FRAME#. If the grant has not been removed, then the PCH PCI-to-PCI bridge may continue ownership of the bus.

Bit	Description
7:3	Master Latency Timer Count (MLTC)—R/W. This 5-bit field indicates the number of PCI clocks, in 8-clock increments, that the PCH remains as master of the bus.
2:0	Reserved

# 11.1.11 IOBASE\_LIMIT—I/O Base and Limit Register (PCI-PCI—D30:F0)

Offset Address: 1Ch-1Dh Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:12	I/O Limit Address Limit bits[15:12]—R/W. I/O Base bits corresponding to address lines 15:12 for 4-KB alignment. Bits 11:0 are assumed to be padded to FFFh.
11:8	I/O Limit Address Capability (IOLC)—RO. Indicates that the bridge does not support 32-bit I/O addressing.
7:4	I/O Base Address (IOBA)—R/W. I/O Base bits corresponding to address lines 15:12 for 4-KB alignment. Bits 11:0 are assumed to be padded to 000h.
3:0	I/O Base Address Capability (IOBC)—RO. Indicates that the bridge does not support 32-bit I/O addressing.



# 11.1.12 SECSTS—Secondary Status Register (PCI-PCI—D30:F0)

Offset Address: 1Eh-1Fh Attribute: R/WC, RO Default Value: 0280h Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to

the bit has no effect.

Bit	Description
15	Detected Parity Error (DPE)—R/WC.  0 = Parity error not detected.  1 = PCH PCI bridge detected an address or data parity error on the PCI bus
14	Received System Error (RSE)—R/WC.  0 = SERR# assertion not received  1 = SERR# assertion is received on PCI.
13	Received Master Abort (RMA)—R/WC.  0 = No master abort.  1 = This bit is set whenever the bridge is acting as an initiator on the PCI bus and the cycle is master-aborted. For Processor/PCH interface packets that have completion required, this must also cause a target abort to be returned and sets PSTS.STA. (D30:F0:06 bit 11)
12	Received Target Abort (RTA)—R/WC.  0 = No target abort.  1 = This bit is set whenever the bridge is acting as an initiator on PCI and a cycle is target-aborted on PCI. For Processor/PCH interface packets that have completion required, this event must also cause a target abort to be returned, and sets PSTS.STA. (D30:F0:06 bit 11).
11	Signaled Target Abort (STA)—R/WC.  0 = No target abort.  1 = This bit is set when the bridge is acting as a target on the PCI Bus and signals a target abort.
10:9	DEVSEL# Timing (DEVT)—RO. 01h = Medium decode timing.
	Data Parity France Datastad (DDD) DAMC
8	Data Parity Error Detected (DPD)—R/WC.  0 = Conditions described below not met.  1 = The PCH sets this bit when all of the following three conditions are met:  • The bridge is the initiator on PCI.  • PERR# is detected asserted or a parity error is detected internally  • BCTRL.PERE (D30:F0:3E bit 0) is set.
7	<ul> <li>0 = Conditions described below not met.</li> <li>1 = The PCH sets this bit when all of the following three conditions are met:</li> <li>The bridge is the initiator on PCI.</li> <li>PERR# is detected asserted or a parity error is detected internally</li> </ul>
	<ul> <li>0 = Conditions described below not met.</li> <li>1 = The PCH sets this bit when all of the following three conditions are met:</li> <li>The bridge is the initiator on PCI.</li> <li>PERR# is detected asserted or a parity error is detected internally</li> <li>BCTRL.PERE (D30:F0:3E bit 0) is set.</li> <li>Fast Back to Back Capable (FBC)—RO. Hardwired to 1 to indicate that the PCI to PCI</li> </ul>
7	0 = Conditions described below <b>not</b> met. 1 = The PCH sets this bit when all of the following three conditions are met: • The bridge is the initiator on PCI. • PERR# is detected asserted or a parity error is detected internally • BCTRL.PERE (D30:F0:3E bit 0) is set.  Fast Back to Back Capable (FBC)—RO. Hardwired to 1 to indicate that the PCI to PCI target logic is capable of receiving fast back-to-back cycles.



# 11.1.13 MEMBASE\_LIMIT—Memory Base and Limit Register (PCI-PCI—D30:F0)

Offset Address: 20h-23h Attribute: R/W Default Value: 00000000h Size: 32 bits

This register defines the base and limit, aligned to a 1-MB boundary, of the non-prefetchable memory area of the bridge. Accesses that are within the ranges specified in this register will be sent to PCI if CMD.MSE is set. Accesses from PCI that are outside the ranges specified will be accepted by the bridge if CMD.BME is set.

Bit	Description
31:20	<b>Memory Limit (ML)</b> —R/W. These bits are compared with bits 31:20 of the incoming address to determine the upper 1-MB aligned value (exclusive) of the range. The incoming address must be less than this value.
19:16	Reserved
15:4	<b>Memory Base (MB)</b> —R/W. These bits are compared with bits 31:20 of the incoming address to determine the lower 1-MB aligned value (inclusive) of the range. The incoming address must be greater than or equal to this value.
3:0	Reserved

# 11.1.14 PREF\_MEM\_BASE\_LIMIT—Prefetchable Memory Base and Limit Register (PCI-PCI—D30:F0)

Offset Address: 24h–27h Attribute: R/W, RO Default Value: 00010001h Size: 32-bit

Defines the base and limit, aligned to a 1-MB boundary, of the prefetchable memory area of the bridge. Accesses that are within the ranges specified in this register will be sent to PCI if CMD.MSE is set. Accesses from PCI that are outside the ranges specified will be accepted by the bridge if CMD.BME is set.

Bit	Description
31:20	<b>Prefetchable Memory Limit (PML)</b> —R/W. These bits are compared with bits 31:20 of the incoming address to determine the upper 1-MB aligned value (exclusive) of the range. The incoming address must be less than this value.
19:16	64-bit Indicator (I64L)—RO. Indicates support for 64-bit addressing.
15:4	<b>Prefetchable Memory Base (PMB)</b> —R/W. These bits are compared with bits 31:20 of the incoming address to determine the lower 1-MB aligned value (inclusive) of the range. The incoming address must be greater than or equal to this value.
3:0	64-bit Indicator (I64B)—RO. Indicates support for 64-bit addressing.



# 11.1.15 PMBU32—Prefetchable Memory Base Upper 32 Bits Register (PCI-PCI—D30:F0)

Offset Address: 28h–2Bh Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Prefetchable Memory Base Upper Portion (PMBU)</b> —R/W. Upper 32-bits of the prefetchable address base.

# 11.1.16 PMLU32—Prefetchable Memory Limit Upper 32 Bits Register (PCI-PCI—D30:F0)

Offset Address: 2C-2Fh Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Prefetchable Memory Limit Upper Portion (PMLU)</b> —R/W. Upper 32-bits of the prefetchable address limit.

#### 11.1.17 CAPP—Capability List Pointer Register (PCI-PCI—D30:F0)

Offset Address: 34h Attribute: RO Default Value: 50h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> —RO. Indicates that the pointer for the first entry in the capabilities list is at 50h in configuration space.

#### 11.1.18 INTR—Interrupt Information Register (PCI-PCI—D30:F0)

Offset Address: 3Ch-3Dh Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:8	Interrupt Pin (IPIN)—RO. The PCI bridge does not assert an interrupt.
7:0	Interrupt Line (ILINE)—R/W. Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register. Since the bridge does not generate an interrupt, BIOS should program this value to FFh as per the PCI bridge specification.



#### BCTRL—Bridge Control Register (PCI-PCI—D30:F0) 11.1.19

R/WC, RO, R/W 16 bits Offset Address: 3Eh-3Fh Attribute:

Default Value: 0000h Size:

Bit	Description				
15:12	Reserved				
11	Discard Timer SERR# Enable (DTE)—R/W. Controls the generation of SERR# on the primary interface in response to the DTS bit being set:  0 = Do not generate SERR# on a secondary timer discard  1 = Generate SERR# in response to a secondary timer discard				
10	<b>Discard Timer Status (DTS)</b> —R/WC. This bit is set to 1 when the secondary discard timer (see the SDT bit below) expires for a delayed transaction in the hard state.				
9	Secondary Discard Timer (SDT)—R/W. This bit sets the maximum number of PCI clock cycles that the PCH waits for an initiator on PCI to repeat a delayed transaction request. The counter starts once the delayed transaction data is has been returned by the system and is in a buffer in the PCH PCI bridge. If the master has not repeated the transaction at least once before the counter expires, the PCH PCI bridge discards the transaction from its queue.  0 = The PCI master timeout value is between 2 <sup>15</sup> and 2 <sup>16</sup> PCI clocks				
	1 = The PCI master timeout value is between 2 <sup>10</sup> and 2 <sup>11</sup> PCI clocks				
8	<b>Primary Discard Timer (PDT)</b> —R/W. This bit is R/W for software compatibility only.				
7	Fast Back to Back Enable (FBE)—RO. Hardwired to 0. The PCI logic will not generate fast back-to-back cycles on the PCI bus.				
6	Secondary Bus Reset (SBR)—R/W. Controls PCIRST# assertion on PCI.  0 = Bridge de-asserts PCIRST#  1 = Bridge asserts PCIRST#. When PCIRST# is asserted, the delayed transaction buffers, posting buffers, and the PCI bus are initialized back to reset conditions. The rest of the part and the configuration registers are not affected.				
5	Master Abort Mode (MAM)—R/W. Controls the PCH PCI bridge's behavior when a master abort occurs:  Master Abort on Processor /PCH Interconnect (DMI):  0 = Bridge asserts TRDY# on PCI. It drives all 1s for reads, and discards data on writes.  1 = Bridge returns a target abort on PCI.  Master Abort PCI (non-locked cycles):  0 = Normal completion status will be returned on the Processor/PCH interconnect.  1 = Target abort completion status will be returned on the Processor/PCH interconnect.  NOTE: All locked reads will return a completer abort completion status on the Processor/PCH interconnect.				
4	VGA 16-Bit Decode (V16D)—R/W. Enables the PCH PCI bridge to provide 16-bits decoding of VGA I/O address precluding the decode of VGA alias addresses every 1 KB. This bit requires the VGAE bit in this register be set.				



Bit	Description
3	<ul> <li>VGA Enable (VGAE)—R/W. When set to a 1, the PCH PCI bridge forwards the following transactions to PCI regardless of the value of the I/O base and limit registers. The transactions are qualified by CMD.MSE (D30:F0:04 bit 1) and CMD.IOSE (D30:F0:04 bit 0) being set.</li> <li>Memory addresses: 000A0000h-000BFFFFh</li> <li>I/O addresses: 3B0h-3BBh and 3C0h-3DFh. For the I/O addresses, bits [63:16] of the address must be 0, and bits [15:10] of the address are ignored (that is, aliased).</li> </ul>
	The same holds true from secondary accesses to the primary interface in reverse. That is, when the bit is 0, memory and I/O addresses on the secondary interface between the above ranges will be claimed.
2	ISA Enable (IE)—R/W. This bit only applies to I/O addresses that are enabled by the I/O Base and I/O Limit registers and are in the first 64 KB of PCI I/O space. If this bit is set, the PCH PCI bridge will block any forwarding from primary to secondary of I/O transactions addressing the last 768 bytes in each 1-KB block (offsets 100h to 3FFh).
1	SERR# Enable (SEE)—R/W. Controls the forwarding of secondary interface SERR# assertions on the primary interface. When set, the PCI bridge will forward SERR# pin.  • SERR# is asserted on the secondary interface.  • This bit is set.  • CMD.SEE (D30:F0:04 bit 8) is set.
0	Parity Error Response Enable (PERE)—R/W.  0 = Disable  1 = The PCH PCI bridge is enabled for parity error reporting based on parity errors on the PCI bus.

Datasheet Datasheet



### 11.1.20 SPDH—Secondary PCI Device Hiding Register (PCI-PCI—D30:F0)

Offset Address: 40h–41h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

This register allows software to hide the PCI devices, either plugged into slots or on the motherboard.

Bit	Description				
15:4	Reserved				
3	<b>Hide Device 3 (HD3)</b> —R/W, RO. Same as bit 0 of this register, except for device 3 (AD[19])				
2	Hide Device 2 (HD2)—R/W, RO. Same as bit 0 of this register, except for device 2 (AD[18])				
1	<b>Hide Device 1 (HD1)</b> —R/W, RO. Same as bit 0 of this register, except for device 1 (AD[17])				
	Hide Device 0 (HD0)—R/W, RO.				
0	0 = The PCI configuration cycles for this slot are not affected. 1 = The PCH hides device 0 on the PCI bus. This is done by masking the IDSEL (keeping it low) for configuration cycles to that device. Since the device will not see its IDSEL go active, it will not respond to PCI configuration cycles and the processor will think the device is not present. AD[16] is used as IDSEL for device 0.				

### 11.1.21 DTC—Delayed Transaction Control Register (PCI-PCI—D30:F0)

Offset Address: 44h-47h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description				
31	Discard Delayed Transactions (DDT)—R/W.  0 = Logged delayed transactions are kept.  1 = The PCH PCI bridge will discard any delayed transactions it has logged. This includes transactions in the pending queue, and any transactions in the active queue, whether in the hard or soft DT state. The prefetchers will be disabled and return to an idle state.				
	NOTES:If a transaction is running on PCI at the time this bit is set, that transaction will continue until either the PCI master disconnects (by de-asserting FRAME#) or the PCI bridge disconnects (by asserting STOP#). This bit is cleared by the PCI bridge when the delayed transaction queues are empty and have returned to an idle state. Software sets this bit and polls for its completion				
	Block Delayed Transactions (BDT)—R/W.  0 = Delayed transactions accepted				
30	1 = The PCH PCI bridge will not accept incoming transactions which will result in delayed transactions. It will blindly retry these cycles by asserting STOP#. All postable cycles (memory writes) will still be accepted.				
29:8	Reserved				



Bit	Description
7:6	Maximum Delayed Transactions (MDT)—R/W. Controls the maximum number of delayed transactions that the PCH PCI bridge will run. Encodings are:  00 =) 2 Active, 5 pending  01 =) 2 active, no pending  10 =) 1 active, no pending  11 =) Reserved
5	Reserved
4	Auto Flush After Disconnect Enable (AFADE)—R/W.  0 = The PCI bridge will retain any fetched data until required to discard by producer/ consumer rules.  1 = The PCI bridge will flush any prefetched data after either the PCI master (by deasserting FRAME#) or the PCI bridge (by asserting STOP#) disconnects the PCI transfer.
3	Never Prefetch (NP)—R/W.  0 = Prefetch enabled  1 = The PCH will only fetch a single DW and will not enable prefetching, regardless of the command being an Memory read (MR), Memory read line (MRL), or Memory read multiple (MRM).
2	Memory Read Multiple Prefetch Disable (MRMPD)—R/W.  0 = MRM commands will fetch multiple cache lines as defined by the prefetch algorithm.  1 = Memory read multiple (MRM) commands will fetch only up to a single, 64-byte aligned cache line.
1	Memory Read Line Prefetch Disable (MRLPD)—R/W.  0 = MRL commands will fetch multiple cache lines as defined by the prefetch algorithm.  1 = Memory read line (MRL) commands will fetch only up to a single, 64-byte aligned cache line.
0	Memory Read Prefetch Disable (MRPD)—R/W.  0 = MR commands will fetch up to a 64-byte aligned cache line.  1 = Memory read (MR) commands will fetch only a single DW.



# 11.1.22 BPS—Bridge Proprietary Status Register (PCI-PCI—D30:F0)

Offset Address: 48h-4Bh Attribute: R/WC, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:17	Reserved
16	PERR# Assertion Detected (PAD)—R/WC. This bit is set by hardware whenever the PERR# pin is asserted on the rising edge of PCI clock. This includes cases in which the chipset is the agent driving PERR#. It remains asserted until cleared by software writing a 1 to this location. When enabled by the PERR#-to-SERR# Enable bit (in the Bridge Policy Configuration register), a 1 in this bit can generate an internal SERR# and be a source for the NMI logic.  This bit can be used by software to determine the source of a system problem.
15:7	Reserved
6:4	Number of Pending Transactions (NPT)—RO. This read-only indicator tells debug software how many transactions are in the pending queue. Possible values are:  000 = No pending transaction  001 = 1 pending transaction  010 = 2 pending transactions  011 = 3 pending transactions  100 = 4 pending transactions  101 = 5 pending transactions  110-111 = Reserved  NOTE: This field is not valid if DTC.MDT (offset 44h:bits 7:6) is any value other than '00'.
3:2	Reserved
1:0	Number of Active Transactions (NAT)—RO. This read-only indicator tells debug software how many transactions are in the active queue. Possible values are:  00 = No active transactions  01 = 1 active transaction  10 = 2 active transactions  11 = Reserved



# 11.1.23 BPC—Bridge Policy Configuration Register (PCI-PCI—D30:F0)

Offset Address: 4Ch-4Fh Attribute: R/W Default Value: 00001200h Size: 32 bits

Bit	Description				
31:14	Reserved				
13:8	Upstream Read Latency Threshold (URLT)—R/W: This field specifies the number of PCI clocks after internally enqueuing an upstream memory read request at which point the PCI target logic should insert wait states to optimize lead-off latency. When the master returns after this threshold has been reached and data has not arrived in the Delayed Transaction completion queue, then the PCI target logic will insert wait states instead of immediately retrying the cycle. The PCI target logic will insert up to 16 clocks of target initial latency (from FRAME# assertion to TRDY# or STOP# assertion) before retrying the PCI read cycle (if the read data has not arrived yet).  Note that the starting event for this Read Latency Timer is not explicitly visible externally.  A value of 0h disables this policy completely such that wait states will never be inserted				
	on the read lead-off data phase.  The default value (12h) specifies 18 PCI clocks (540 ns) and is approximately 4 clocks less than the typical idle lead-off latency expected for desktop PCH systems. This value may need to be changed by BIOS, depending on the platform.				
	<ul> <li>Subtractive Decode Policy (SDP)—R/W.</li> <li>0 = The PCI bridge always forwards memory and I/O cycles that are not claimed other device on the backbone (primary interface) to the PCI bus (secondary interface).</li> <li>1 = The PCI bridge will not claim and forward memory or I/O cycles at all unless corresponding Space Enable bit is set in the Command register.</li> <li>NOTE: The Boot BIOS Destination Selection strap can force the BIOS accesses to</li> </ul>				
7	CMD.MSE	BPC.SDP	Range	Forwarding Policy	
,	0	0	Don't are	Forward unclaimed cycles	
	0	1	Don't Care	Forwarding Prohibited	
	1	X	Within ange	Positive decode and forward	
	1	X	Outside	Subtractive decode & forward	
6	PERR#-to-SERR# Enable (PSE)—R/W. When this bit is set, a 1 in the PERR# Assertion status bit (in the Bridge Proprietary Status register) will result in an internal SERR# assertion on the primary side of the bridge (if also enabled by the SERR# Enable bit in the primary Command register). SERR# is a source of NMI.				
	Secondary Discard Timer Testmode (SDTT)—R/W.				
5	<ul> <li>0 = The secondary discard timer expiration will be defined in BCTRL.SDT (D30:F0:3E, bit 9)</li> <li>1 = The secondary discard timer will expire after 128 PCI clocks.</li> </ul>			,	
4:3	Reserved				



Bit	Description				
2	Peer Decode Enable (PDE)—R/W.  0 = The PCI bridge assumes that all memory cycles target main memory, and all I/O cycles are not claimed.  1 = The PCI bridge will perform peer decode on any memory or I/O cycle from PCI that falls outside of the memory and I/O window registers				
1	Reserved				
0	Received Target Abort SERR# Enable (RTAE)—R/W. When set, the PCI bridge will report SERR# when PSTS.RTA (D30:F0:06 bit 12) or SSTS.RTA (D30:F0:1E bit 12) are set, and CMD.SEE (D30:F0:04 bit 8) is set.				

# 11.1.24 SVCAP—Subsystem Vendor Capability Register (PCI-PCI—D30:F0)

Offset Address: 50h-51h Attribute: RO Default Value: 000Dh Size: 16 bits

Bit	Description
15:8	Next Capability (NEXT)—RO. Value of 00h indicates this is the last item in the list.
7:0	Capability Identifier (CID)—RO. Value of 0Dh indicates this is a PCI bridge subsystem vendor capability.

#### 11.1.25 SVID—Subsystem Vendor IDs Register (PCI-PCI—D30:F0)

Offset Address: 54h-57h Attribute: R/WO Default Value: 00000000h Size: 32 bits

Bit	Description
31:16	Subsystem I dentifier (SID)—R/WO. Indicates the subsystem as identified by the vendor. This field is write once and is locked down until a bridge reset occurs (not the PCI bus reset).
15:0	<b>Subsystem Vendor Identifier (SVID)</b> —R/WO. Indicates the manufacturer of the subsystem. This field is write once and is locked down until a bridge reset occurs (not the PCI bus reset).

§ §





# 12 Gigabit LAN Configuration Registers

# 12.1 Gigabit LAN Configuration Registers (Gigabit LAN—D25:F0)

**Note:** Register address locations that are not shown in Table 12-1 should be treated as

Reserved.

#### Table 12-1. Gigabit LAN Configuration Registers Address Map (Gigabit LAN —D25:F0) (Sheet 1 of 2)

Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0010h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h-0Bh	CC	Class Code	020000h	RO
0Ch	CLS	Cache Line Size	00h	R/W
0Dh	PLT	Primary Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	00h	RO
10h-13h	MBARA	Memory Base Address A	00000000h	R/W, RO
14h-17h	MBARB	Memory Base Address B	00000000h	R/W, RO
18h-1Bh	MBARC	Memory Base Address C	00000001h	R/W, RO
2Ch-2Dh	SID	Subsystem ID	See register description	RO
2Eh-2Fh	SVID	Subsystem Vendor ID	See register description	RO
30h-33h	ERBA	Expansion ROM Base Address	See register description	RO
34h	CAPP	Capabilities List Pointer	C8h	RO
3Ch-3Dh	INTR	Interrupt Information	See register description	R/W, RO
3Eh	MLMG	Maximum Latency/Minimum Grant	00h	RO
C8h-C9h	CLIST1	Capabilities List 1	D001h	RO
CAh-CBh	PMC	PCI Power Management Capability	See register description	RO
CCh-CDh	PMCS	PCI Power Management Control and Status	See register description	R/WC, R/W, RO



#### Table 12-1. Gigabit LAN Configuration Registers Address Map (Gigabit LAN —D25:F0) (Sheet 2 of 2)

Offset	Mnemonic	Register Name	Default	Туре
CFh	DR	Data Register	See register description	RO
D0h-D1h	CLIST2	Capabilities List 2	E005h	R/WO, RO
D2h-D3h	MCTL	Message Control	0080h	R/W, RO
D4h-D7h	MADDL	Message Address Low	See register description	R/W
D8h-DBh	MADDH	Message Address High	See register description	R/W
DCh-DDh	MDAT	Message Data	See register description	R/W
E0h-E1h	FLRCAP	Function Level Reset Capability	0009h	RO
E2h-E3h	FLRCLV	Function Level Reset Capability Length and Value	See register description	R/WO, RO
E4h-E5h	DEVCTRL	Device Control	0000h	R/W, RO

### 12.1.1 VID—Vendor Identification Register (Gigabit LAN—D25:F0)

Address Offset: 00h-01h Attrib ute: RO Default Value: 8086h Size: 16 bits

Bit	Description
15:0	<b>Vendor ID</b> —RO. This is a 16-bit value assigned to Intel. The field may be auto-loaded from the NVM at address 0Eh during init time depending on the "Load Vendor/Device ID" bit field in NVM word 0Ah with a default value of 8086h.

### 12.1.2 DID—Device Identification Register (Gigabit LAN—D25:F0)

Address Offset: 02h-03h Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID</b> —RO. This is a 16-bit value assigned to the PCH Gigabit LAN controller. The field may be auto-loaded from the NVM word 0Dh during initialization time depending on the "Load Vendor/Device ID" bit field in NVM word 0Ah.

Datasheet Datasheet



# 12.1.3 PCICMD—PCI Command Register (Gigabit LAN—D25:F0)

Address Offset: 04h-05h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	Interrupt Disable—R/W. This disables pin-based INTx# interrupts on enabled Hot-Plug and power management events. This bit has no effect on MSI operation.  0 = Internal INTx# messages are generated if there is an interrupt for Hot-Plug or power management and MSI is not enabled.  1 = Internal INTx# messages will not be generated.  This bit does not affect interrupt forwarding from devices connected to the root port.  Assert_INTx and Deassert_INTx messages will still be forwarded to the internal interrupt controllers if this bit is set.
9	Fast Back to Back Enable (FBE)—RO. Hardwired to 0.
8	SERR# Enable (SEE)—R/W.  0 = Disable  1 = Enables the Gb LAN controller to generate an SERR# message when PSTS.SSE is set.
7	Wait Cycle Control (WCC)—RO. Hardwired to 0.
6	Parity Error Response (PER)—R/W.  0 = Disable.  1 = Indicates that the device is capable of reporting parity errors as a master on the backbone.
5	Palette Snoop Enable (PSE)—RO. Hardwired to 0.
4	Postable Memory Write Enable (PMWE)—RO. Hardwired to 0.
3	Special Cycle Enable (SCE)—RO. Hardwired to 0.
2	Bus Master Enable (BME)—R/W.  0 = Disable. All cycles from the device are master aborted  1 = Enable. Allows the root port to forward cycles onto the backbone from a Gigabit LAN* device.
1	Memory Space Enable (MSE)—R/W.  0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted on the backbone.  1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers can be forwarded to the Gigabit LAN device.
0	<ul> <li>I/O Space Enable (IOSE)—R/W. This bit controls access to the I/O space registers.</li> <li>0 = Disable. I/O cycles within the range specified by the I/O base and limit registers are master aborted on the backbone.</li> <li>1 = Enable. Allows I/O cycles within the range specified by the I/O base and limit registers can be forwarded to the Gigabit LAN device.</li> </ul>



# 12.1.4 PCISTS—PCI Status Register (Gigabit LAN—D25:F0)

Address Offset: 06h-07h Attribute: R/WC, RO Default Value: 0010h Size: 16 bits

Bit	Description
15	Detected Parity Error (DPE)—R/WC.  0 = No parity error detected.
	1 = Set when the Gb LAN controller receives a command or data from the backbone with a parity error. This is set even if PCIMD.PER (D25:F0, bit 6) is not set.
	Signaled System Error (SSE)—R/WC.
14	0 = No system error signaled. 1 = Set when the Gb LAN controller signals a system error to the internal SERR# logic.
	Received Master Abort (RMA)—R/WC.
13	0 = Root port has not received a completion with unsupported request status from the backbone.
	1 = Set when the GbE LAN controller receives a completion with unsupported request status from the backbone.
	Received Target Abort (RTA)—R/WC.
12	<ul> <li>0 = Root port has not received a completion with completer abort from the backbone.</li> <li>1 = Set when the Gb LAN controller receives a completion with completer abort from the backbone.</li> </ul>
	Signaled Target Abort (STA)—R/WC.
11	<ul> <li>0 = No target abort received.</li> <li>1 = Set whenever the Gb LAN controller forwards a target abort received from the downstream device onto the backbone.</li> </ul>
10:9	DEVSEL# Timing Status (DEV_STS)—RO. Hardwired to '0'.
	Master Data Parity Error Detected (DPED)—R/WC.
8	<ul> <li>0 = No data parity error received.</li> <li>1 = Set when the Gb LAN Controller receives a completion with a data parity error on the backbone and PCIMD.PER (D25:F0, bit 6) is set.</li> </ul>
7	Fast Back to Back Capable (FB2BC)—RO. Hardwired to '0'.
6	Reserved
5	66 MHz Capable—RO. Hardwired to 0.
4	Capabilities List—RO. Hardwired to 1. Indicates the presence of a capabilities list.
3	Interrupt Status RO. Indicates status of Hot-Plug and power management interrupts on the root port that result in INTx# message generation.
	0 = Interrupt is de-asserted. 1 = Interrupt is asserted.
	This bit is not set if MSI is enabled. If MSI is not enabled, this bit is set regardless of the state of PCICMD.Interrupt Disable bit (D25:F0:04h:bit 10).
2:0	Reserved



### 12.1.5 RID—Revision Identification Register (Gigabit LAN—D25:F0)

Offset Address: 08h Attribute: RO Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

### 12.1.6 CC—Class Code Register (Gigabit LAN—D25:F0)

Address Offset: 09h-0Bh Attribute: RO Default Value: 020000h Size: 24 bits

Bit	Description
23:0	Class Code— RO. Identifies the device as an Ethernet Adapter.
	020000h = Ethernet Adapter.

#### 12.1.7 CLS—Cache Line Size Register (Gigabit LAN—D25:F0)

Address Offset: 0Ch Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	Cache Line Size—R/W. This field is implemented by PCI devices as a read write field for legacy compatibility purposes but has no impact on any device functionality.

### 12.1.8 PLT—Primary Latency Timer Register (Gigabit LAN—D25:F0)

Address Offset: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Latency Timer (LT)—RO. Hardwired to 0.

### 12.1.9 HT—Header Type Register (Gigabit LAN—D25:F0)

Address Offset: 0Eh Attribute: RO
Default Value: 00h Size: 8 bits

Bit	Description
7:0	Header Type (HT)—RO.  00h = Indicates this is a single function device.



### 12.1.10 MBARA—Memory Base Address Register A (Gigabit LAN—D25:F0)

Address Offset: 10h-13h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

The internal CSR registers and memories are accessed as direct memory mapped offsets from the base address register. SW may only access whole DWord at a time.

Bit	Description
31:17	Base Address (BA)—R/W. Software programs this field with the base address of this region.
16:4	Memory Size (MSIZE)—R/W. Memory size is 128 KB.
3	<b>Prefetchable Memory (PM)</b> —RO. The GbE LAN controller does not implement prefetchable memory.
2:1	Memory Type (MT)—RO. Set to 00b indicating a 32 bit BAR.
0	Memory / IO Space (MIOS)—RO. Set to 0 indicating a Memory Space BAR.

### 12.1.11 MBARB—Memory Base Address Register B (Gigabit LAN—D25:F0)

Address Offset: 14h-17h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

The internal registers that are used to access the LAN Space in the External FLASH device. Access to these registers are direct memory mapped offsets from the base address register. Software may only access a DWord at a time.

Bit	Description
31:12	Base Address (BA)—R/W. Software programs this field with the base address of this region.
11:4	Memory Size (MSIZE)—R/W. Memory size is 4 KB.
3	<b>Prefetchable Memory (PM)</b> —RO. The Gb LAN controller does not implement prefetchable memory.
2:1	Memory Type (MT)—RO. Set to 00b indicating a 32 bit BAR.
0	Memory / IO Space (MIOS)—RO. Set to 0 indicating a Memory Space BAR.



### 12.1.12 MBARC—Memory Base Address Register C (Gigabit LAN—D25:F0)

Address Offset: 18h–1Bh Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Internal registers, and memories, can be accessed using I/O operations. There are two 4B registers in the I/O mapping window: Addr Reg and Data Reg. Software may only access a DWord at a time.

Bit	Description
31:5	Base Address (BA)—R/W. Software programs this field with the base address of this region.
4:1	I/O Size (IOSIZE)—RO. I/O space size is 32 Bytes.
0	Memory / I/O Space (MIOS)—RO. Set to 1 indicating an I/O Space BAR.

### 12.1.13 SVID—Subsystem Vendor ID Register (Gigabit LAN—D25:F0)

Address Offset: 2Ch-2Dh Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description
15:0	Subsystem Vendor ID (SVID)—RO. This value may be loaded automatically from the NVM Word 0Ch upon power up depending on the "Load Subsystem ID" bit field in NVM word 0Ah. A value of 8086h is default for this field upon power up ifthe NVM does not respond or is not programmed. All functions are initialized to the same value.

### 12.1.14 SID—Subsystem ID Register (Gigabit LAN—D25:F0)

Address Offset: 2Eh-2Fh Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description
15:0	Subsystem ID (SID)—RO. This value may be loaded automatically from the NVM Word 0Bh upon power up or reset depending on the "Load Subsystem ID" bit field in NVM word 0Ah with a default value of 0000h. This value is loadable from NVM word location 0Ah.

### 12.1.15 ERBA—Expansion ROM Base Address Register (Gigabit LAN—D25:F0)

Address Offset: 30h-33h Attribute: RO Default Value: See bit description Size: 32 bits

Bit	Description
32:0	<b>Expansion ROM Base Address (ERBA)</b> —RO. This register is used to define the address and size information for boot-time access to the optional FLASH memory. If no Flash memory exists, this register reports 00000000h.



### 12.1.16 CAPP—Capabilities List Pointer Register (Gigabit LAN—D25:F0)

Address Offset: 34h Attribute: R0
Default Value: C8h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> —RO. Indicates that the pointer for the first entry in the capabilities list is at C8h in configuration space.

### 12.1.17 INTR—Interrupt Information Register (Gigabit LAN—D25:F0)

Address Offset: 3Ch-3Dh Attribute: R/W, RO Default Value: 0100h Size: 16 bits

Function Level Reset: No

Bit	Description
15:8	Interrupt Pin (IPIN)—RO. Indicates the interrupt pin driven by the GbE LAN controller.  01h = The GbE LAN controller implements legacy interrupts on INTA.
7:0	<b>Interrupt Line (ILINE)</b> —R/W. Default = 00h. Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register.

### 12.1.18 MLMG—Maximum Latency/Minimum Grant Register (Gigabit LAN—D25:F0)

Address Offset: 3Eh Attribute: RO
Default Value: 00h Size: 8 bits

Bit	Description
7:0	Maximum Latency/Minimum Grant (MLMG)—RO. Not used. Hardwired to 00h.

### 12.1.19 CLIST 1—Capabilities List Register 1 (Gigabit LAN—D25:F0)

Address Offset: C8h-C9h Attribute: RO Default Value: D001h Size: 16 bits

Bit	Description
15:8	Next Capability (NEXT)—RO. Value of D0h indicates the location of the next pointer.
7:0	Capability ID (CID)—RO. Indicates the linked list item is a PCI Power Management Register.



# 12.1.20 PMC—PCI Power Management Capabilities Register (Gigabit LAN—D25:F0)

Address Offset: CAh-CBh Attribute: RO Default Value: See bit descriptions Size: 16 bits

Function Level Reset: No (Bits 15:11 only)

Bit	Description		
	,		s the power states in which the UX-PWR bits in word 0Ah in the
	Condition	Function	Value
15:11	PM Ena=0	No PME at all states	0000b
	PM Ena & AUX-PWR=0	PME at D0 and D3hot	01001b
	PM Ena & AUX-PWR=1	PME at D0, D3hot and D3cold	11001b
	These bits are not reset by	Function Level Reset.	
10	D2_Support (D2S)—RO. The D2 state is not supported.		
9	D1_Support (D1S)—RO.	The D1 state is not supported	ed.
8:6	Aux_Current (AC)—RO.	Required current defined in t	he Data Register.
5	<b>Device Specific Initialization (DSI)</b> —RO. Set to 1. The GbE LAN Controller requires its device driver to be executed following transition to the D0 un-initialized state.		
4	Reserved		
3	PME Clock (PMEC)—RO. Ha	ardwired to 0.	
2:0	Version (VS)—RO. Hardw Power Management Specif		port for Revision 1.1 of the PCI



# 12.1.21 PMCS—PCI Power Management Control and Status Register (Gigabit LAN—D25:F0)

Address Offset: CCh-CDh Attribute: R/WC, R/W, RO

Default Value: See bit description Size: 16 bits

Function Level Reset: No (Bit 8 only)

Bit	Description
15	<b>PME Status (PMES)</b> —R/WC. This bit is set to 1 when the function detects a wake-up event independent of the state of the PMEE bit. Writing a 1 will clear this bit.
14:13	Data Scale (DSC)—R/W. This field indicates the scaling factor to be used when interpreting the value of the Data register.  For the GbE LAN and common functions this field equals 01b (indicating 0.1 watt units) if the PM is enabled in the NVM, and the Data_Select field is set to 0, 3, 4, 7, (or 8 for Function 0). Else it equals 00b.  For the manageability functions this field equals 10b (indicating 0.01 watt units) if the PM is enabled in the NVM, and the Data_Select field is set to 0, 3, 4, 7. Else it equals 00b.
12:9	Data Select (DSL)—R/W. This four-bit field is used to select which data is to be reported through the Data register (offset CFh) and Data_Scale field. These bits are writeable only when the Power Management is enabled using NVM.  Oh = D0 Power Consumption  3h = D3 Power Consumption  4h = D0 Power Dissipation  7h = D3 Power Dissipation  8h = Common Power  All other values are reserved.
8	<b>PME Enable (PMEE)</b> —R/W. If Power Management is enabled in the NVM, writing a 1 to this register will enable Wakeup. If Power Management is disabled in the NVM, writing a 1 to this bit has no affect, and will not set the bit to 1. This bit is not reset by Function Level Reset.
7:4	Reserved - Returns a value of 0000.
3	No Soft Reset (NSR)—RO. Defines if the device executed internal reset on the transition to D0. the LAN controller always reports 0 in this field.
2	Reserved - Returns a value of 0b.
1:0	Power State (PS)—R/W. This field is used both to determine the current power state of the GbE LAN Controller and to set a new power state. The values are:  00 = D0 state (default)  01 = Ignored  10 = Ignored  11 = D3 state (Power Management must be enables in the NVM or this cycle will be ignored).



### 12.1.22 DR—Data Register (Gigabit LAN—D25:F0)

Address Offset: CFh Attribute: RO Default Value: See bit description Size: 8 bits

Bit	Description
7:0	Reported Data (RD)—RO. This register is used to report power consumption and heat dissipation. This register is controlled by the Data_Select field in the PMCS (Offset CCh, bits 12:9), and the power scale is reported in the Data_Scale field in the PMCS (Offset CCh, bits 14:13). The data of this field is loaded from the NVM if PM is enabled in the NVM or with a default value of 00h otherwise.

### 12.1.23 CLIST 2—Capabilities List Register 2 (Gigabit LAN—D25:F0)

Address Offset: D0h-D1h Attribute: R/WO, RO Default Value: E005h Size: 16 bits

Function Level Reset: No (Bits 15:8 only)

Bit	Description
15:8	Next Capability (NEXT)—R/WO. Value of E0h points to the Function Level Reset capability structure.  These bits are not reset by Function Level Reset.
7:0	Capability ID (CID)—RO. Indicates the linked list item is a Message Signaled Interrupt Register.

### 12.1.24 MCTL—Message Control Register (Gigabit LAN—D25:F0)

Address Offset: D2h-D3h Attribute: R/W, RO Default Value: 0080h Size: 16 bits

Bit	Description	
15:8	Reserved	
7	<b>64-bit Capable (CID)</b> —RO. Set to 1 to indicate that the GbE LAN Controller is capable of generating 64-bit message addresses.	
6:4	Multiple Message Enable (MME)—RO. Returns 000b to indicate that the GbE LAN controller only supports a single message.	
3:1	Multiple Message Capable (MMC)—RO. The GbE LAN controller does not support multiple messages.	
0	MSI Enable (MSIE)—R/W.  0 = MSI generation is disabled.  1 = The Gb LAN controller will generate MSI for interrupt assertion instead of INTx signaling.	



### 12.1.25 MADDL—Message Address Low Register (Gigabit LAN—D25:F0)

Address Offset: D4h-D7h Attribute: R/W Default Value: See bit description Size: 32 bits

Bit	Description	
31:0	Message Address Low (MADDL)—R/W. Written by the system to indicate the lower 32 bits of the address to use for the MSI memory write transaction. The lower two bits will always return 0 regardless of the write operation.	

### 12.1.26 MADDH—Message Address High Register (Gigabit LAN—D25:F0)

Address Offset: D8h-DBh Attribute: R/W Default Value: See bit description Size: 32 bits

Bit	Description	
31:0	Message Address High (MADDH)—R/W. Written by the system to indicate the upper 32 bits of the address to use for the MSI memory write transaction.	

### 12.1.27 MDAT—Message Data Register (Gigabit LAN—D25:F0)

Address Offset: DCh-DDh Attribute: R/W Default Value: See bit description Size: 16 bits

Bit	Description	
31:0	Message Data (MDAT)—R/W. Written by the system to indicate the lower 16 bits of the data written in the MSI memory write DWORD transaction. The upper 16 bits of the transaction are written as 0000h.	

### 12.1.28 FLRCAP—Function Level Reset Capability (Gigabit LAN—D25:F0)

Address Offset: E0h-E1h Attribute: RO Default Value: 0009h Size: 16 bits

Bit	Description	
15:8	<b>Next Pointer</b> —RO. This field provides an offset to the next capability item in the capability list. The value of 00h indicates the last item in the list.	
7:0	Capability ID—RO. The value of this field depends on the FLRCSSEL bit.  13h = If FLRCSSEL = 0  09h = If FLRCSSEL = 1, indicating vendor specific capability.	



# 12.1.29 FLRCLV—Function Level Reset Capability Length and Version (Gigabit LAN—D25:F0)

Address Offset: E2h-E3h Attribute: R/WO, RO Default Value: See Description. Size: 16 bits

Function Level Reset: No (Bits 9:8 Only When FLRCSSEL = 0)

When FLRCSSEL = 0, this register is defined as follows:

Bit	Description
15:10	Reserved.
9	Function Level Reset Capability—R/WO.  1 = Support for Function Level Reset.  This bit is not reset by Function Level Reset.
8	TXP Capability—R/WO.  1 = Indicates support for the Transactions Pending (TXP) bit. TXP must be supported if FLR is supported.
7:0	Capability Length—RO. The value of this field indicates the number of bytes of the vendor specific capability as require by the PCI spec. It has the value of 06h for the Function Level Reset capability.

When FLRCSSEL = 1, this register is defined as follows:

Bit	Description
15:12	<b>Vendor Specific Capability ID—</b> RO. A value of 2h in this field identifies this capability as Function Level Reset.
11:8	<b>Capability Version</b> — RO. The value of this field indicates the version of the Function Level Reset Capability. Default is 0h.
7:0	<b>Capability Length—</b> RO. The value of this field indicates the number of bytes of the vendor specific capability as require by the PCI spec. It has the value of 06h for the Function Level Reset capability.

#### 12.1.30 DEVCTRL—Device Control (Gigabit LAN—D25:F0)

Address Offset: E4-E5h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description	
15:9	Reserved.	
8	Transactions Pending (TXP)—R/W.  I = Indicates the controller has issued Non-Posted requests which have not been completed.  O = Indicates that completions for all Non-Posted requests have been received.	
7:1	Reserved	
0	Initiate Function Level Reset—RO. This bit is used to initiate an FLT transition. A write of 1 initiates the transition. Since hardware must not respond to any cycles until Function Level Reset completion, the value read by software from this bit is 0.	



§ §



# 13 LPC Interface Bridge Registers (D31:F0)

The LPC bridge function of the PCH resides in PCI Device 31:Function 0. This function contains many other functional units, such as DMA and Interrupt controllers, Timers, Power Management, System Management, GPIO, RTC, and LPC Configuration Registers.

Registers and functions associated with other functional units are described in their respective sections.

#### 13.1 PCI Configuration Registers (LPC I/F—D31:F0)

**Note:** Address locations that are not shown should be treated as Reserved.

Table 13-1. LPC Interface PCI Register Address Map (LPC I/F—D31:F0) (Sheet 1 of 2)

Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0007h	R/W, RO
06h-07h	PCISTS	PCI Status	0210h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	01h	RO
0Bh	BCC	Base Class Code	06h	RO
0Dh	PLT	Primary Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	80h	RO
2Ch-2Fh	SS	Sub System Identifiers	00000000h	R/WO
40h-43h	PMBASE	ACPI Base Address	00000001h	R/W, RO
44h	ACPI_CNTL	ACPI Control	00h	R/W
48h-4Bh	GPIOBASE	GPIO Base Address	00000001h	R/W, RO
4C	GC	GPIO Control	00h	R/W
60h-63h	PIRQ[n]_ROUT	PIRQ[A-D] Routing Control	80808080h	R/W
64h	SIRQ_CNTL	Serial IRQ Control	10h	R/W, RO
68h-6Bh	PIRQ[n]_ROUT	PIRQ[E-H] Routing Control	80808080h	R/W
6Ch-6Dh	LPC_IBDF	IOxAPIC Bus:Device:Function	00F8h	R/W
70h-7F		HPET Configuration		
80h	LPC_I/O_DEC	I/O Decode Ranges	0000h	R/W
82h-83h	LPC_EN	LPC I/F Enables	0000h	R/W
84h-87h	GEN1_DEC	LPC I/F Generic Decode Range 1	00000000h	R/W



Table 13-1. LPC Interface PCI Register Address Map (LPC I/F—D31:F0) (Sheet 2 of 2)

Offset	Mnemonic	Register Name	Default	Туре
88h-8Bh	GEN2_DEC	LPC I/F Generic Decode Range 2	00000000h	R/W
8Ch-8Eh	GEN3_DEC	LPC I/F Generic Decode Range 3	00000000h	R/W
90h-93h	GEN4_DEC	LPC I/F Generic Decode Range 4	00000000h	R/W
94h-97h	ULKMC	USB Legacy Keyboard / Mouse Control		
98h-9Bh	LGMR	LPC Generic Memory Range	00000000h	R/W
A0h-CFh		Power Management (See Section 13.8.1)		
D0h-D3h	FWH_SEL1	Firmware Hub Select 1	00112233h	R/W, RO
D4h-D5h	FWH_SEL2	Firmware Hub Select 2	4567h	R/W
D8h-D9h	FWH_DEC_EN1	Firmware Hub Decode Enable 1	FFCFh	R/W, RO
DCh	BIOS_CNTL	BIOS Control	00h	R/WLO, R/W, RO
E0h-E1h	FDCAP	Feature Detection Capability ID	0009h	RO
E2h	FDLEN	Feature Detection Capability Length	0Ch	RO
E3h	FDVER	Feature Detection Version	10h	RO
E4h-EBh	FDVCT	Feature Vector	See Description	RO
F0h-F3h	RCBA	Root Complex Base Address	00000000h	R/W

#### 13.1.1 VID—Vendor Identification Register (LPC I/F—D31:F0)

Offset Address: 00h-01h Attribute: RO
Default Value: 8086h Size: 16-bit
Lockable: No Power Well: Core

	Bit	Description
1	15:0	<b>Vendor ID</b> —RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

#### 13.1.2 DID—Device Identification Register (LPC I/F—D31:F0)

Offset Address: 02h-03h Attribute: RO
Default Value: See bit description Size: 16-bit
Lockable: No Power Well: Core

Bit	Description	
15:0	<b>Device I D—</b> RO. This is a 16-bit value assigned to the PCH LPC bridge. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.	



#### 13.1.3 PCICMD—PCI COMMAND Register (LPC I/F—D31:F0)

Offset Address: 04h-05h Attribute: R/W, RO
Default Value: 0007h Size: 16-bit
Lockable: No Power Well: Core

Bit	Description
15:10	Reserved
9	Fast Back to Back Enable (FBE)—RO. Hardwired to 0.
8	SERR# Enable (SERR_EN)—R/W. The LPC bridge generates SERR# if this bit is set.
7	Wait Cycle Control (WCC)—RO. Hardwired to 0.
6	Parity Error Response Enable (PERE)—R/W.  0 = No action is taken when detecting a parity error.  1 = Enables the PCH LPC bridge to respond to parity errors detected on backbone interface.
5	VGA Palette Snoop (VPS)—RO. Hardwired to 0.
4	Memory Write and Invalidate Enable (MWIE)—RO. Hardwired to 0.
3	Special Cycle Enable (SCE)—RO. Hardwired to 0.
2	Bus Master Enable (BME)—RO. Bus Masters cannot be disabled.
1	Memory Space Enable (MSE)—RO. Memory space cannot be disabled on LPC.
0	I/O Space Enable (IOSE)—RO. I/O space cannot be disabled on LPC.

#### 13.1.4 PCISTS—PCI Status Register (LPC I/F—D31:F0)

Offset Address: 06h-07h Attribute: RO, R/WC Default Value: 0210h Size: 16-bit Lockable: No Power Well: Core

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	Detected Parity Error (DPE)—R/WC. Set when the LPC bridge detects a parity error on the internal backbone. Set even if the PCICMD.PERE bit (D31:F0:04, bit 6) is 0.  0 = Parity Error Not detected.  1 = Parity Error detected.
14	<b>Signaled System Error (SSE)</b> — R/WC. Set when the LPC bridge signals a system error to the internal SERR# logic.
13	Master Abort Status (RMA)—R/WC.  0 = Unsupported request status not received.  1 = The bridge received a completion with unsupported request status from the backbone.
12	Received Target Abort (RTA)—R/WC.  0 = Completion abort not received.  1 = Completion with completion abort received from the backbone.



Bit	Description	
11	Signaled Target Abort (STA)—R/WC.  0 = Target abort Not generated on the backbone.  1 = LPC bridge generated a completion packet with target abort status on the backbone.	
10:9	DEVSEL# Timing Status (DEV_STS)—RO. 01 = Medium Timing.	
8	Data Parity Error Detected (DPED)—R/WC.  0 = All conditions listed below Not met.  1 = Set when all three of the following conditions are met:  • LPC bridge receives a completion packet from the backbone from a previous request,  • Parity error has been detected (D31:F0:06, bit 15)  • PCICMD.PERE bit (D31:F0:04, bit 6) is set.	
7	Fast Back to Back Capable (FBC): Reserved – bit has no meaning on the internal backbone.	
6	Reserved.	
5	66 MHz Capable (66MHZ_CAP)—Reserved – bit has no meaning on the internal backbone.	
4	Capabilities List (CLIST)—RO. Capability list exists on the LPC bridge.	
3	Interrupt Status (IS)—RO. The LPC bridge does not generate interrupts.	
2:0	Reserved.	

#### 13.1.5 RID—Revision Identification Register (LPC I/F—D31:F0)

Offset Address: 08h Attribute: RO
Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID (RID)</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

#### 13.1.6 PI—Programming Interface Register (LPC I/F—D31:F0)

Offset Address: 09h Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Programming Interface—RO.



#### 13.1.7 SCC—Sub Class Code Register (LPC I/F—D31:F0)

Offset Address: 0Ah Attribute: RO
Default Value: 01h Size: 8 bits

Bit	Description
7:0	Sub Class Code—RO. 8-bit value that indicates the category of bridge for the LPC bridge.  01h = PCI-to-ISA bridge.

#### 13.1.8 BCC—Base Class Code Register (LPC I/F—D31:F0)

Offset Address: 0Bh Attribute: RO
Default Value: 06h Size: 8 bits

Bit	Description
7:0	<b>Base Class Code</b> —RO. 8-bit value that indicates the type of device for the LPC bridge. 06h = Bridge device.

#### 13.1.9 PLT—Primary Latency Timer Register (LPC I/F—D31:F0)

Offset Address: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:3	Master Latency Count (MLC)—Reserved.
2:0	Reserved.

#### 13.1.10 HEADTYP—Header Type Register (LPC I/F—D31:F0)

Offset Address: 0Eh Attribute: RO
Default Value: 80h Size: 8 bits

Bit	Description
7 <b>Multi-Function Device</b> —RO. This bit is 1 to indicate a multi-function device.	
6:0	<b>Header Type—</b> RO. This 7-bit field identifies the header layout of the configuration space.



#### 13.1.11 SS—Sub System Identifiers Register (LPC I/F—D31:F0)

Offset Address: 2Ch-2Fh Attribute: R/WO Default Value: 00000000h Size: 32 bits

This register is initialized to logic 0 by the assertion of PLTRST#. This register can be written only once after PLTRST# de-assertion.

Bit	Description
31:16	<b>Subsystem ID (SSID)</b> —R/WO. This is written by BIOS. No hardware action taken on this value.
15:0	<b>Subsystem Vendor ID (SSVID)</b> —R/WO. This is written by BIOS. No hardware action taken on this value.

#### 13.1.12 PMBASE—ACPI Base Address Register (LPC I/F—D31:F0)

Offset Address: 40h-43h Attribute: R/W, RO
Default Value: 00000001h Size: 32 bit
Lockable: No Usage: ACPI, Legacy

Power Well: Core

Sets base address for ACPI I/O registers, GPIO registers and TCO I/O registers. These registers can be mapped anywhere in the 64-K I/O space on 128-byte boundaries.

Bit	Description
31:16	Reserved
15:7	<b>Base Address</b> —R/W. This field provides 128 bytes of I/O space for ACPI, GPIO, and TCO logic. This is placed on a 128-byte boundary.
6:1	Reserved
0	Resource Type Indicator (RTE)—RO. Hardwired to 1 to indicate I/O space.



#### 13.1.13 ACPI\_CNTL—ACPI Control Register (LPC I/F—D31:F0)

Offset Address: 44h Attribute: R/W Default Value: 00h Size: 8 bit

Lockable: No Usage: ACPI, Legacy

Power Well: Core

Bit		Description	
7	ACPI Enable (ACPI_EN)—R/W.  0 = Disable.  1 = Decode of the I/O range pointed to by the ACPI base register is enabled, and t ACPI power management function is enabled. Note that the APM power management ranges (B2/B3h) are always enabled and are not affected by this		
6:3	Reserved		
	Specifies on must be rout but is sharea	ect (SCI_IRQ_SEL)—R/W. which IRQ the SCI will internally appear. If not using the APIC, the SCI ed to IRQ9-11, and that interrupt is not sharable with the SERIRQ stream, ble with other PCI interrupts. If using the APIC, the SCI can also be RQ20-23, and can be shared with other interrupts.  SCI Map	
	000b	IRQ9	
	001b	IRQ10	
2:0	010b	IRQ11	
	011b	Reserved	
	100b	IRQ20 (Only available if APIC enabled)	
	101b	IRQ21 (Only available if APIC enabled)	
	programmed	errupt is mapped to APIC interrupts 9, 10 or 11, the APIC should be for active-high reception. When the interrupt is mapped to APIC interrupts 3, the APIC should be programmed for active-low reception.	

### 13.1.14 GPIOBASE—GPIO Base Address Register (LPC I/F—D31:F0)

Offset Address: 48h-4Bh Attribute: R/W, RO Default Value: 00000001h Size: 32 bit

Bit	Description
31:16	Reserved. Always 0.
15:7	Base Address (BA)—R/W. Provides the 128 bytes of I/O space for GPIO.
6:1	Reserved. Always 0.
0	RO. Hardwired to 1 to indicate I/O space.



#### 13.1.15 GC—GPIO Control Register (LPC I/F—D31:F0)

Offset Address: 4Ch Attribute: R/W Default Value: 00h Size: 8 bit

Bit	Description		
7:5	Reserved.		
4	<b>GPIO Enable (EN)</b> —R/W. This bit enables/disables decode of the I/O range pointed to by the GPIO Base Address register (D31:F0:48h) and enables the GPIO function.  0 = Disable.  1 = Enable.		
3:1	Reserved.		
0	Reserved.  GPIO Lockdown Enable (GLE)—R/W. This bit enables lockdown of the following GPIO registers:  Offset 00h: GPIO_USE_SEL  Offset 04h: GP_IO_SEL  Offset 30h: GPIO_USE_SEL2  Offset 34h: GP_IO_SEL2  Offset 38h: GP_LVL2  Offset 40h: GPIO_USE_SEL3  Offset 44h: GP_IO_SEL3  Offset 48h: GP_LVL3  This pit is generated, if enabled. This ensures that only SMM code can change the above GPIO registers after they are locked down.		



# 13.1.16 PIRQ[n]\_ROUT—PIRQ[A,B,C,D] Routing Control Register (LPC I/F—D31:F0)

Offset Address: PIRQA - 60h, PIRQB - 61h, Attribute: R/W PIRQC - 62h, PIRQD - 63h

Default Value: 80h Size: 8 bit Lockable: No Power Well: Core

Bit	Description				
7	Interrupt Routing Enable (IRQEN)—R/W.  0 = The corresponding PIRQ is routed to one of the ISA-compatible interrupts specified in bits[3:0].  1 = The PIRQ is not routed to the 8259.  NOTE: BIOS must program this bit to 0 during POST for any of the PIRQs that are being used. The value of this bit may subsequently be changed by the OS when setting up for I/O APIC interrupt delivery mode.				
6:4	Reserved				
3:0	Value 0000b 0001b 0010b 0010b 0110b 0110b 0111b	IRQ Reserved Reserved IRQ3 IRQ4 IRQ5 IRQ6 IRQ7	Value 1000b 1001b 1010b 1011b 1100b 1101b 1111b	IRQ Reserved IRQ9 IRQ10 IRQ11 IRQ12 Reserved IRQ14 IRQ15	



# 13.1.17 SIRQ\_CNTL—Serial IRQ Control Register (LPC I/F—D31:F0)

Offset Address: 64h Attribute: R/W, RO
Default Value: 10h Size: 8 bit
Lockable: No Power Well: Core

Bit	Description
7	Serial IRQ Enable (SIRQEN)—R/W.  0 = The buffer is input only and internally SERIRQ will be a 1.  1 = Serial IRQs will be recognized. The SERIRQ pin will be configured as SERIRQ.
6	Serial IRQ Mode Select (SIRQMD)—R/W.  0 = The serial IRQ machine will be in quiet mode.  1 = The serial IRQ machine will be in continuous mode.  NOTE: For systems using Quiet Mode, this bit should be set to 1 (Continuous Mode) for at least one frame after coming out of reset before switching back to Quiet Mode. Failure to do so will result in the PCH not recognizing SERIRQ interrupts.
5:2	Serial IRQ Frame Size (SIRQSZ)—RO. Fixed field that indicates the size of the SERIRQ frame as 21 frames.
1:0	Start Frame Pulse Width (SFPW)—R/W. This is the number of PCI clocks that the SERIRQ pin will be driven low by the serial IRQ machine to signal a start frame. In continuous mode, the PCH will drive the start frame for the number of clocks specified. In quiet mode, the PCH will drive the start frame for the number of clocks specified minus one, as the first clock was driven by the peripheral.  00 = 4 clocks 01 = 6 clocks 10 = 8 clocks 11 = Reserved



#### PIRQ[n]\_ROUT—PIRQ[E,F,G,H] Routing Control Register 13.1.18 (LPC I/F—D31:F0)

Offset Address: PIRQE - 68h, PIRQF - 69h, PIRQG - 6Ah, PIRQH - 6Bh R/W Attribute:

Default Value: 80h 8 bit Size: Power Well: Lockable: No Core

Bit	Description			
7	0 = The co	t Routing Enable orresponding PIR( 5[3:0]. IRQ is not routed	Q is routed to o	W. one of the ISA-compatible interrupts specified
	be		ue of this bit m	uring POST for any of the PIRQs that are ay subsequently be changed by the OS when elivery mode.
6:4	Reserved			
	IRQ Routing—R/W. (ISA compatible.)			
3:0	Value 0000b 0001b 0010b 0011b 0100b 0101b 0110b 0111b	IRQ Reserved Reserved Reserved IRQ3 IRQ4 IRQ5 IRQ6 IRQ7	Value 1000b 1001b 1010b 1011b 1100b 1101b 1110b 1111b	IRQ Reserved IRQ9 IRQ10 IRQ11 IRQ12 Reserved IRQ14 IRQ15

#### 13.1.19 LPC\_IBDF—IOxAPIC Bus:Device:Function (LPC I/F—D31:F0)

Offset Address: 6Ch-6Dh Attribute: R/W Default Value: 00F8h 16 bit Size:

Bit	Description				
	IOxAPIC Bus:Device:Function (IBDF)— R/W. this field specifies the bus:device:function that PCH's IOxAPIC will be using for the following:  • As the Requester ID when initiating Interrupt Messages to the processor.  • As the Completer ID when responding to the reads targeting the IOxAPIC's				
	Memory-Mapped I/O registers. The 16-bit field comprises the following:				
15:0	Bits	Description			
	15:8	Bus Number			
	7:3	Device Number			
	2:0	Function Number			
	This field defaults to Bus 0: Device 31: Function 0 after reset. BIOS can program this field to provide a unique bus:device:function number for the internal IOxAPIC.				



### 13.1.20 LPC\_HnBDF - HPET n Bus:Device:Function (LPC I/F—D31:F0)

Address Offset H0BDF 70h-71h

H1BDF 72h-73h H2BDF 74h-75h H3BDF 76h-77h H4BDF 78h-79h H5BDF 7Ah-7Bh

H6BDF 7Ch-7Dh H7BDF 7Eh-7Fh Attribute: R/W Default Value: 00F8h Size: 16 bit

Bit	Description				
	<ul> <li>HPET n Bus:Device:Function (HnBDF) — R/W. This field specifies the bus:device:function that the PCH's HPET n will be using in the following:</li> <li>As the Requester ID when initiating Interrupt Messages to the processor</li> <li>As the Completer ID when responding to the reads targeting the corresponding HPET's Memory-Mapped I/O registers</li> <li>The 16-bit field comprises the following:</li> </ul>				
15:0	Bits Description				
	15:8 Bus Number				
	7:3 Device Number				
	2:0 Function Number				
	This field is default to Bus 0: Device 31: Function 0 after reset. BIOS shall program this field accordingly if unique bus:device:function number is required for the corresponding HPET.				



# 13.1.21 LPC\_I/O\_DEC—I/O Decode Ranges Register (LPC I/F—D31:F0)

Offset Address: 80h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description		
15:13	Reserved		
12	FDD Decode Range—R/W. Determines which range to decode for the FDD Port 0 = 3F0h - 3F5h, 3F7h (Primary) 1 = 370h - 375h, 377h (Secondary)		
11:10	Reserved		
9:8	LPT Decode Range—R/W. This field determines which range to decode for the LPT Port.  00 = 378h - 37Fh and 778h - 77Fh  01 = 278h - 27Fh (port 279h is read only) and 678h - 67Fh  10 = 3BCh -3BEh and 7BCh - 7BEh  11 = Reserved		
7	Reserved		
6:4	COMB Decode Range—R/W. This field determines which range to decode for the COMB Port.  000 = 3F8h - 3FFh (COM1)  001 = 2F8h - 2FFh (COM2)  010 = 220h - 227h  011 = 228h - 22Fh  100 = 238h - 23Fh  101 = 2E8h - 2EFh (COM4)  110 = 338h - 33Fh  111 = 3E8h - 3EFh (COM3)		
3	Reserved		
2:0	COMA Decode Range—R/W. This field determines which range to decode for the COMA Port.  000 = 3F8h - 3FFh (COM1)  001 = 2F8h - 2FFh (COM2)  010 = 220h - 227h  011 = 228h - 22Fh  100 = 238h - 23Fh  101 = 2E8h - 2EFh (COM4)  110 = 338h - 33Fh  111 = 3E8h - 3EFh (COM3)		



#### 13.1.22 LPC\_EN—LPC I/F Enables Register (LPC I/F—D31:F0)

Offset Address: 82h - 83h Attribute: R/W
Default Value: 0000h Size: 16 bit
Power Well: Core

Bit	Description
15:14	Reserved
13	CNF2_LPC_EN—R/W. Microcontroller Enable # 2.  0 = Disable.  1 = Enables the decoding of the I/O locations 4Eh and 4Fh to the LPC interface. This range is used for a microcontroller.
12	CNF1_LPC_EN—R/W. Super I/O Enable.  0 = Disable.  1 = Enables the decoding of the I/O locations 2Eh and 2Fh to the LPC interface. This range is used for Super I/O devices.
11	MC_LPC_EN—R/W. Microcontroller Enable # 1.  0 = Disable.  1 = Enables the decoding of the I/O locations 62h and 66h to the LPC interface. This range is used for a microcontroller.
10	KBC_LPC_EN—R/W. Keyboard Enable.  0 = Disable.  1 = Enables the decoding of the I/O locations 60h and 64h to the LPC interface. This range is used for a microcontroller.
9	GAMEH_LPC_EN—R/W. High Gameport Enable  0 = Disable.  1 = Enables the decoding of the I/O locations 208h to 20Fh to the LPC interface. This range is used for a gameport.
8	GAMEL_LPC_EN—R/W. Low Gameport Enable 0 = Disable. 1 = Enables the decoding of the I/O locations 200h to 207h to the LPC interface. This range is used for a gameport.
7:4	Reserved
3	<ul> <li>FDD_LPC_EN—R/W. Floppy Drive Enable</li> <li>0 = Disable.</li> <li>1 = Enables the decoding of the FDD range to the LPC interface. This range is selected in the LPC_FDD/LPT Decode Range Register (D31:F0:80h, bit 12).</li> </ul>
2	LPT_LPC_EN—R/W. Parallel Port Enable  0 = Disable.  1 = Enables the decoding of the LPTrange to the LPC interface. This range is selected in the LPC_FDD/LPT Decode Range Register (D31:F0:80h, bit 9:8).
1	COMB_LPC_EN—R/W. Com Port B Enable  0 = Disable.  1 = Enables the decoding of the COMB range to the LPC interface. This range is selected in the LPC_COM Decode Range Register (D31:F0:80h, bits 6:4).
0	COMA_LPC_EN—R/W. Com Port A Enable  0 = Disable.  1 = Enables the decoding of the COMA range to the LPC interface. This range is selected in the LPC_COM Decode Range Register (D31:F0:80h, bits 3:2).



## 13.1.23 GEN1\_DEC—LPC I/F Generic Decode Range 1 Register (LPC I/F—D31:F0)

Offset Address: 84h – 87h Attribute: R/W
Default Value: 00000000h Size: 32 bit
Power Well: Core

Bit	Description		
31:24	Reserved		
23:18	Generic I/O Decode Range Address[7:2] Mask—R/W. A 1 in any bit position ndicates that any value in the corresponding address bit in a received cycle will be created as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.		
17:16	Reserved		
15:2	Generic I/O Decode Range 1 Base Address (GEN1_BASE)—R/W. This address is aligned on a 128-byte boundary, and must have address lines 31:16 as 0.  NOTE: The PCH Does not provide decode down to the word or byte level		
1	Reserved		
0	Generic Decode Range 1 Enable (GEN1_EN)—R/W.  0 = Disable.  1 = Enable the GEN1 I/O range to be forwarded to the LPC I/F		

## 13.1.24 GEN2\_DEC—LPC I/F Generic Decode Range 2 Register (LPC I/F—D31:F0)

Offset Address: 88h – 8Bh Attribute: R/W
Default Value: 0000000h Size: 32 bit
Power Well: Core

Bit	Description		
31:24	served		
23:18	neric I/O Decode Range Address[7:2] Mask—R/W. A 1 in any bit position icates that any value in the corresponding address bit in a received cycle will be ated as a match. The corresponding bit in the Address field, below, is ignored. The sk is only provided for the lower 6 bits of the DWord address, allowing for decoding cks up to 256 bytes in size.		
17:16	served		
15:2	eneric I/O Decode Range 2 Base Address (GEN1_BASE)—R/W. IOTE: The PCH does not provide decode down to the word or byte level.		
1	eserved		
0	eneric Decode Range 2 Enable (GEN2_EN)—R/W.  = Disable.  = Enable the GEN2 I/O range to be forwarded to the LPC I/F		



## 13.1.25 GEN3\_DEC—LPC I/F Generic Decode Range 3 Register (LPC I/F—D31:F0)

Offset Address: 8Ch – 8Eh Attribute: R/W Default Value: 0000000h Size: 32 bit Power Well: Core

Bit	Description		
31:24	Reserved		
23:18	Generic I/O Decode Range Address[7:2] Mask—R/W. A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be reated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding locks up to 256 bytes in size.		
17:16	Reserved		
15:2	Generic I/O Decode Range 3 Base Address (GEN3_BASE)—R/W. NOTE: The PCH Does not provide decode down to the word or byte level		
1	Reserved		
0	Generic Decode Range 3 Enable (GEN3_EN)—R/W.  0 = Disable.  1 = Enable the GEN3 I/O range to be forwarded to the LPC I/F		

## 13.1.26 GEN4\_DEC—LPC I/F Generic Decode Range 4 Register (LPC I/F—D31:F0)

Offset Address: 90h – 93h Attribute: R/W
Default Value: 0000000h Size: 32 bit
Power Well: Core

Bit	Description		
31:24	Reserved		
23:18	Generic I/O Decode Range Address[7:2] Mask—R/W. A 1 in any bit position ndicates that any value in the corresponding address bit in a received cycle will be created as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.		
17:16	Reserved		
15:2	Generic I/O Decode Range 4 Base Address (GEN4_BASE)—R/W.  NOTE: The PCH Does not provide decode down to the word or byte level		
1	Reserved		
0	Generic Decode Range 4 Enable (GEN4_EN)—R/W.  0 = Disable.  1 = Enable the GEN4 I/O range to be forwarded to the LPC I/F		



# 13.1.27 ULKMC—USB Legacy Keyboard / Mouse Control (LPC I/F—D31:F0)

RO, RWC, R/W 32 bit Offset Address: 94h - 97h Attribute:

Default Value: 00002000h Size: Power Well: Core

Bit	Description		
31:16	Reserved		
15	SMI Caused by End of Pass-Through (SMIBYENDPS)—R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in bit 7, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#.  0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.		
	1 = Event Occurred		
14:12	Reserved		
11	SMI Caused by Port 64 Write (TRAPBY64W)—R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in bit 3, this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Note that the A20Gate Pass-Through Logic allows specific port 64h writes to complete without setting this bit.  0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.  1 = Event Occurred.		
10	SMI Caused by Port 64 Read (TRAPBY64R)—R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in bit 2, this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#.  0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.  1 = Event Occurred.		
9	SMI Caused by Port 60 Write (TRAPBY60W)—R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in bit 1, this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Note that the A20Gate Pass-Through Logic allows specific port 64h writes to complete without setting this bit.  0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.  1 = Event Occurred.		
8	SMI Caused by Port 60 Read (TRAPBY60R)—R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in the bit 0, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#.  0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.  1 = Event Occurred.		
7	SMI at End of Pass-Through Enable (SMI ATENDPS)—R/W. This bit enables SMI at the end of a pass-through. This can occur if an SMI is generated in the middle of a pass-through, and needs to be serviced later.  0 = Disable 1 = Enable		
6	Pass Through State (PSTATE)—RO.  0 = If software needs to reset this bit, it should set bit 5 in all of the host controllers to 0.  1 = Indicates that the state machine is in the middle of an A20GATE pass-through sequence.		



Bit	Description		
5	A20Gate Pass-Through Enable (A20PASSEN)—R/W.  0 = Disable.  1 = Enable. Allows A20GATE sequence Pass-Through function. A specific cycle sequence involving writes to port 60h and 64h does not result in the setting of the SMI status bits.		
4	SMI on USB IRQ Enable (USBSMIEN)—R/W.  0 = Disable  1 = Enable. USB interrupt will cause an SMI event.		
3	SMI on Port 64 Writes Enable (64WEN)—R/W.  0 = Disable  1 = Enable. A 1 in bit 11 will cause an SMI event.		
2	SMI on Port 64 Reads Enable (64REN)—R/W.  0 = Disable  1 = Enable. A 1 in bit 10 will cause an SMI event.		
1	SMI on Port 60 Writes Enable (60WEN)—R/W.  0 = Disable  1 = Enable. A 1 in bit 9 will cause an SMI event.		
0	SMI on Port 60 Reads Enable (60REN)—R/W.  0 = Disable  1 = Enable. A 1 in bit 8 will cause an SMI event.		

# 13.1.28 LGMR—LPC I/F Generic Memory Range (LPC I/F—D31:F0)

Offset Address: 98h – 9Bh Attribute: R/W
Default Value: 0000000h Size: 32 bit
Power Well: Core

Bit	Description	
31:16	Memory Address[31:16]—R/W. This field specifies a 64 KB memory block anywhere n the 4 GB memory space that will be decoded to LPC as standard LPC memory cycle if enabled.	
15:1	Reserved	
0	LPC Memory Range Decode Enable—R/W. When this bit is set to 1, then the range specified in bits 31:16 of this register is enabled for decoding to LPC.	

Datasheet Datasheet



# 13.1.29 FWH\_SEL1—Firmware Hub Select 1 Register (LPC I/F—D31:F0)

Offset Address: D0h-D3h Attribute: R/W, RO Default Value: 00112233h Size: 32 bits

Bit	Description		
31:28	FWH_F8_IDSEL—RO. IDSEL for two 512-KB Firmware Hub memory ranges and one 128-KB memory range. This field is fixed at 0000. The IDSEL programmed in this field addresses the following memory ranges:  FFF8 0000h - FFFF FFFFh FFB8 0000h - FFBF FFFFh 000E 0000h - 000F FFFFh		
27:24	WH_FO_IDSEL—R/W. IDSEL for two 512-KB Firmware Hub memory ranges. The DSEL programmed in this field addresses the following memory ranges:  FO 0000h - FFF7 FFFFh  FB0 0000h - FFB7 FFFFh		
23:20	<b>FWH_E8_IDSEL</b> —R/W. IDSEL for two 512-KB Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFE8 0000h - FFEF FFFFh FFA8 0000h - FFAF FFFFh		
19:16	<b>FWH_EO_IDSEL</b> —R/W. IDSEL for two 512-KB Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges:  FFE0 0000h - FFE7 FFFFh  FFA0 0000h - FFA7 FFFFh		
15:12	<b>FWH_D8_IDSEL</b> —R/W. IDSEL for two 512-KB Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFD8 0000h – FFDF FFFFh FF98 0000h – FF9F FFFFh		
11:8	<b>FWH_DO_IDSEL</b> —R/W. IDSEL for two 512-KB Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFD0 0000h - FFD7 FFFFh FF90 0000h - FF97 FFFFh		
7:4	<b>FWH_C8_IDSEL</b> —R/W. IDSEL for two 512-KB Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges:  FFC8 0000h - FFCF FFFFh  FF88 0000h - FF8F FFFFh		
3:0	FWH_CO_I DSEL—R/W. IDSEL for two 512-KB Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFC0 0000h - FFC7 FFFFh FF80 0000h - FF87 FFFFh		



# 13.1.30 FWH\_SEL2—Firmware Hub Select 2 Register (LPC I/F—D31:F0)

Offset Address: D4h-D5h Attribute: R/W Default Value: 4567h Size: 16 bits

Bit	Description	
15:12	<b>FWH_70_IDSEL</b> —R/W. IDSEL for two, 1-M Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges:  FF70 0000h - FF7F FFFFh FF30 0000h - FF3F FFFFh	
11:8	FWH_60_I DSEL—R/W. IDSEL for two, 1-M Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges:  FF60 0000h - FF6F FFFFh FF20 0000h - FF2F FFFFh	
7:4	FWH_50_IDSEL—R/W. IDSEL for two, 1-M Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges:  FF50 0000h - FF5F FFFFh FF10 0000h - FF1F FFFFh	
3:0	FWH_40_IDSEL—R/W. IDSEL for two, 1-M Firmware Hub memory ranges. The IDSEL programmed in this field addresses the following memory ranges:  FF40 0000h - FF4F FFFFh FF00 0000h - FF0F FFFFh	



# 13.1.31 FWH\_DEC\_EN1—Firmware Hub Decode Enable Register (LPC I/F—D31:F0)

Offset Address: D8h-D9h Attribute: R/W, RO Default Value: FFCFh Size: 16 bits

Bit	Description			
15	FWH_F8_EN—RO. This bit enables decoding two 512-KB Firmware Hub memory ranges, and one 128-KB memory range.  0 = Disable  1 = Enable the following ranges for the Firmware Hub  FFF80000h - FFFFFFFh  FFB80000h - FFBFFFFFh			
14	FWH_FO_EN—R/W. This bit enables decoding two 512-KB Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub: FFF00000h - FFF7FFFFh FFB00000h - FFB7FFFFh			
13	FWH_E8_EN—R/W. This bit enables decoding two 512-KB Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub: FFE80000h - FFEFFFFh FFA80000h - FFAFFFFFh			
12	FWH_EO_EN—R/W. This bit enables decoding two 512-KB Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub: FFE00000h - FFE7FFFFh FFA00000h - FFA7FFFFh			
11	FWH_D8_EN—R/W. This bit enables decoding two 512-KB Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub FFD80000h - FFDFFFFFh FF980000h - FF9FFFFFh			
10	FWH_DO_EN—R/W. This bit enables decoding two 512-KB Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub FFD00000h - FFD7FFFFh FF900000h - FF97FFFFh			
9	FWH_C8_EN—R/W. This bit enables decoding two 512-KB Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub FFC80000h - FFCFFFFFh FF880000h - FF8FFFFFh			



Bit	Description			
8	FWH_CO_EN—R/W. This bit enables decoding two 512-KB Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub FFC00000h - FFC7FFFFh FF800000h - FF87FFFFh			
7	TWH_Legacy_F_EN—R/W. This enables the decoding of the legacy 64KB range at 60000h – FFFFFh.  D = Disable.  E = Enable the following legacy ranges for the Firmware Hub F0000h – FFFFFh  NOTE: The decode for the BIOS legacy F segment is enabled only by this bit and is not affected by the GEN_PMCON_1.iA64_EN bit.			
6	FWH_Legacy_E_EN—R/W. This enables the decoding of the legacy 64KB range at E0000h – EFFFFh.  0 = Disable.  1 = Enable the following legacy ranges for the Firmware Hub E0000h – EFFFFh  NOTE: The decode for the BIOS legacy E segment is enabled only by this bit and is not affected by the GEN_PMCON_1.iA64_EN bit.			
5:4	Reserved			
3	FWH_70_EN—R/W. Enables decoding two 1-M Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub FF70 0000h - FF7F FFFFh FF30 0000h - FF3F FFFFh			
2	FWH_60_EN—R/W. Enables decoding two 1-M Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub FF60 0000h - FF6F FFFFh FF20 0000h - FF2F FFFFh			
1	FWH_50_EN—R/W. Enables decoding two 1-M Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub FF50 0000h - FF5F FFFFh FF10 0000h - FF1F FFFFh			
0	FWH_40_EN—R/W. Enables decoding two 1-M Firmware Hub memory ranges.  0 = Disable.  1 = Enable the following ranges for the Firmware Hub FF40 0000h - FF4F FFFFh FF00 0000h - FF0F FFFFh			

**NOTE**: This register effects the BIOS decode regardless of whether the BIOS is resident on LPC or SPI. The concept of Feature Space does not apply to SPI-based flash. The PCH simply decodes these ranges as memory accesses when enabled for the SPI flash interface.



# 13.1.32 BIOS\_CNTL—BIOS Control Register (LPC I/F—D31:F0)

Offset Address: DCh Attribute: R/WLO, R/W, RO

Default Value: 20h Size: 8 bit Lockable: No Power Well: Core

Bit	Description			
7:6	Reserved			
5	SMM BIOS Write Protect Disable (SMM_BWP)— R/WLO.  This bit set defines when the BIOS region can be written by the host.  0 = BIOS region SMM protection is disabled. The BIOS Region is writable regardless if Processors are in SMM or not. (Set this field to 0 for legacy behavior)  1 = BIOS region SMM protection is enabled. The BIOS Region is not writable unless all Processors are in SMM.			
4		<b>Top Swap Status (TSS)</b> —RO. This bit provides a read-only path to view the state of the Top Swap bit that is at offset 3414h, bit 0.		
3:2	BIOS reads or Bit 3- Prefetch Bit 2- Cache D	-1-2-2-2		
1	BIOS Lock Enable (BLE)—R/WLO.  0 = Setting the BIOSWE will not cause SMIs.  1 = Enables setting the BIOSWE bit to cause SMIs. Once set, this bit can only be cleared by a PLTRST#			
0	BIOS Write Enable (BIOSWE)—R/W.  0 = Only read cycles result in Firmware Hub I/F cycles.  1 = Access to the BIOS space is enabled for both read and write cycles. When this bit is written from a 0 to a 1 and BIOS Lock Enable (BLE) is also set, an SMI# is generated. This ensures that only SMI code can update BIOS.			



## 13.1.33 FDCAP—Feature Detection Capability ID (LPC I/F—D31:F0)

Offset Address: E0h-E1h Attribute: RO
Default Value: 0009h Size: 16 bit
Power Well: Core

Bit	Description
15:8	<b>Next Item Pointer (NEXT)—</b> RO. Configuration offset of the next Capability Item. $\emptyset$ h indicates the last item in the Capability List.
7:0	Capability ID—RO. Indicates a Vendor Specific Capability

## 13.1.34 FDLEN—Feature Detection Capability Length (LPC I/F—D31:F0)

Offset Address: E2h Attribute: RO
Default Value: 0Ch Size: 8 bit
Power Well: Core

Bit	Description
7:0	<b>Capability Length—</b> RO. Indicates the length of this Vendor Specific capability, as required by PCI Specification.

## 13.1.35 FDVER—Feature Detection Version (LPC I/F—D31:F0)

Offset Address: E3h Attribute: RO
Default Value: 10h Size: 8 bit
Power Well: Core

Bit	Description	
7:4	<b>Vendor-Specific Capability ID—</b> RO. A value of 1h in this 4-bit field identifies this Capability as Feature Detection Type. This field allows software to differentiate the Feature Detection Capability from other Vendor-Specific capabilities	
3:0	Capability Version—RO. This field indicates the version of the Feature Detection capability	



## 13.1.36 FDVCT—Feature Vector (LPC I/F—D31:F0)

Offset Address: E4h-EBh Attribute: RO
Default Value: See Description Size: 64 bit
Power Well: Core

Bit	Description
63:45	Reserved
44	Intel® Identity Protection Technology—RO  0 = Capable  1 = Disabled
43:14	Reserved
13	USB* 2.0 Ports 6 and 7—RO 0 = Capable 1 = Disabled
12	Reserved
11	PCI Express* Ports 7and 8— RO 0 = Capable 1 = Disabled
10:7	Reserved
6	SATA Ports 2 and 3—RO 0 = Capable 1 = Disabled
5	SATA RAID 0/1/5/10 Capability—RO 0 = Capable 1 = Disabled
4:0	Reserved

## 13.1.37 RCBA—Root Complex Base Address Register (LPC I/F—D31:F0)

Offset Address: F0-F3h Attribute: R/W Default Value: 00000000h Size: 32 bit

Bit	Description
31:14	Base Address (BA)—R/W. Base Address for the root complex register block decode range. This address is aligned on a 16-KB boundary.
13:1	Reserved
0	<b>Enable (EN)</b> —R/W. When set, this bit enables the range specified in BA to be claimed as the Root Complex Register Block.



## 13.2 DMA I/O Registers

Table 13-2. DMA Registers (Sheet 1 of 2)

	<u> </u>			
Port	Alias	Register Name	Default	Туре
00h	10h	Channel 0 DMA Base & Current Address	Undefined	R/W
01h	11h	Channel 0 DMA Base & Current Count	Undefined	R/W
02h	12h	Channel 1 DMA Base & Current Address	Undefined	R/W
03h	13h	Channel 1 DMA Base & Current Count	Undefined	R/W
04h	14h	Channel 2 DMA Base & Current Address	Undefined	R/W
05h	15h	Channel 2 DMA Base & Current Count	Undefined	R/W
06h	16h	Channel 3 DMA Base & Current Address	Undefined	R/W
07h	17h	Channel 3 DMA Base & Current Count	Undefined	R/W
08h	18h	Channel 0-3 DMA Command	Undefined	WO
0011	1011	Channel 0-3 DMA Status	Undefined	RO
0Ah	1Ah	Channel 0-3 DMA Write Single Mask	000001XXb	WO
0Bh	1Bh	Channel 0-3 DMA Channel Mode	000000XXb	WO
0Ch	1Ch	Channel 0-3 DMA Clear Byte Pointer	Undefined	WO
0Dh	1Dh	Channel 0-3 DMA Master Clear	Undefined	WO
0Eh	1Eh	Channel 0-3 DMA Clear Mask	Undefined	WO
0Fh	1Fh	Channel 0-3 DMA Write All Mask	0Fh	R/W
80h	90h	Reserved Page	Undefined	R/W
81h	91h	Channel 2 DMA Memory Low Page	Undefined	R/W
82h	_	Channel 3 DMA Memory Low Page	Undefined	R/W
83h	93h	Channel 1 DMA Memory Low Page	Undefined	R/W
84h-86h	94h-96h	Reserved Pages	Undefined	R/W
87h	97h	Channel 0 DMA Memory Low Page	Undefined	R/W
88h	98h	Reserved Page	Undefined	R/W
89h	99h	Channel 6 DMA Memory Low Page	Undefined	R/W
8Ah	9Ah	Channel 7 DMA Memory Low Page	Undefined	R/W
8Bh	9Bh	Channel 5 DMA Memory Low Page	Undefined	R/W
8Ch-8Eh	9Ch-9Eh	Reserved Page	Undefined	R/W
8Fh	9Fh	Refresh Low Page	Undefined	R/W
C0h	C1h	Channel 4 DMA Base & Current Address	Undefined	R/W
C2h	C3h	Channel 4 DMA Base & Current Count	Undefined	R/W
C4h	C5h	Channel 5 DMA Base & Current Address	Undefined	R/W
C6h	C7h	Channel 5 DMA Base & Current Count	Undefined	R/W
C8h	C9h	Channel 6 DMA Base & Current Address	Undefined	R/W
CAh	CBh	Channel 6 DMA Base & Current Count	Undefined	R/W
CCh	CDh	Channel 7 DMA Base & Current Address	Undefined	R/W



Table 13-2. DMA Registers (Sheet 2 of 2)

Port	Alias	Register Name	Default	Туре
CEh	CFh	Channel 7 DMA Base & Current Count	Undefined	R/W
D0h	D1h	Channel 4–7 DMA Command	Undefined	WO
Don		Channel 4–7 DMA Status	Undefined	RO
D4h	D5h	Channel 4–7 DMA Write Single Mask	000001XXb	WO
D6h	D7h	Channel 4–7 DMA Channel Mode	000000XXb	WO
D8h	D9h	Channel 4-7 DMA Clear Byte Pointer	Undefined	WO
DAh	DBh	Channel 4-7 DMA Master Clear	Undefined	WO
DCh	DDh	Channel 4–7 DMA Clear Mask	Undefined	WO
DEh	DFh	Channel 4-7 DMA Write All Mask	0Fh	R/W



#### DMABASE\_CA—DMA Base and Current Address Registers 13.2.1

Ch. #0 = 00h; Ch. #1 = 02hI/O Address: Attribute: R/W

Ch. #2 = 04h; Ch. #3 = 06h Ch. #5 = C4h Ch. #6 = C8h Size: 16 bit (per channel), but accessed in two 8-bit

Ch. #7 = CCh; quantities

Undefined Default Value:

Default Value:

Lockable: No Power Well:Core

Bit	Description		
15:0	Base and Current Address—R/W. This register determines the address for the transfers to be performed. The address specified points to two separate registers. On writes, the value is stored in the <i>Base Address</i> register and copied to the <i>Current Address</i> register. On reads, the value is returned from the <i>Current Address</i> register.		
	The address increments/decrements in the Current Address register after each transfer, depending on the mode of the transfer. If the channel is in auto-initialize mode, the Current Address register will be reloaded from the Base Address register after a terminal count is generated.		
	For transfers to/from a 16-bit slave (channels 5–7), the address is shifted left one bit location. Bit 15 will be shifted into Bit 16.		
	The register is accessed in 8 bit quantities. The byte is pointed to by the current byte pointer flip/flop. Before accessing an address register, the byte pointer flip/flop should be cleared to ensure that the low byte is accessed first		

#### **DMABASE\_CC—DMA Base and Current Count Registers** 13.2.2

I/O Address: Ch. #0 = 01h; Ch. #1 = 03hAttribute: R/W

Ch. #2 = 05h; Ch. #3 = 07h16-bit (per channel), Size: Ch. #5 = C6h; Ch. #6 = CAhbut accessed in two 8-bit

quantities

Ch. #7 = CEh; Undefined

Lockable: No Power Well:Core

Bit	Description		
15:0	<b>Base and Current Count</b> —R/W. This register determines the number of transfers to be performed. The address specified points to two separate registers. On writes, the value is stored in the <i>Base Count</i> register and copied to the <i>Current Count</i> register. On reads, the value is returned from the <i>Current Count</i> register.		
	The actual number of transfers is one more than the number programmed in the Base Count Register (that is, programming a count of 4h results in 5 transfers). The count is decrements in the Current Count register after each transfer. When the value in the register rolls from 0 to FFFFh, a terminal count is generated. If the channel is in auto-initialize mode, the Current Count register will be reloaded from the Base Count register after a terminal count is generated.		
	For transfers to/from an 8-bit slave (channels 0–3), the count register indicates the number of bytes to be transferred. For transfers to/from a 16-bit slave (channels 5–7), the count register indicates the number of words to be transferred.		
	The register is accessed in 8 bit quantities. The byte is pointed to by the current byte pointer flip/flop. Before accessing a count register, the byte pointer flip/flop should be cleared to ensure that the low byte is accessed first.		



### 13.2.3 DMAMEM\_LP—DMA Memory Low Page Registers

I/O Address: Ch. #0 = 87h; Ch. #1 = 83h

Ch. #2 = 81h; Ch. #3 = 82h Ch. #5 = 8Bh; Ch. #6 = 89h

Ch. #7 = 8Ah; Attribute:R/W
Default Value: Undefined Size: 8-bit
Lockable: No Power Well:Core

Bit	Description
7:0	DMA Low Page (ISA Address bits [23:16])—R/W. This register works in conjunction with the DMA controller's Current Address Register to define the complete 24-bit address for the DMA channel. This register remains static throughout the DMA transfer. Bit 16 of this register is ignored when in 16 bit I/O count by words mode as it is replaced by the bit 15 shifted out from the current address register.

### 13.2.4 DMACMD—DMA Command Register

I/O Address: Ch. #0-3 = 08h;

Ch. #4-7 = D0h Attribute: WO
Default Value: Undefined Size: 8-bit
Lockable: No Power Well: Core

Bit	Description		
7:5	Reserved. Must be 0.		
4	DMA Group Arbitration Priority—WO. Each channel group is individually assigned either fixed or rotating arbitration priority. At part reset, each group is initialized in fixed priority.  0 = Fixed priority to the channel group 1 = Rotating priority to the group.		
3	Reserved. Must be 0.		
2	DMA Channel Group Enable—WO. Both channel groups are enabled following part reset.  0 = Enable the DMA channel group.  1 = Disable. Disabling channel group 4–7 also disables channel group 0–3, which is cascaded through channel 4.		
1:0	Reserved. Must be 0.		



#### **DMASTA—DMA Status Register** 13.2.5

Ch. #0-3 = 08h; I/O Address:

Ch. #4-7 = D0hAttribute: RO Default Value: Undefined Size: 8-bit Lockable: No Power Well: Core

Bit	Description
7:4	Channel Request Status—RO. When a valid DMA request is pending for a channel, the corresponding bit is set to 1. When a DMA request is not pending for a particular channel, the corresponding bit is set to 0. The source of the DREQ may be hardware or a software request. Note that channel 4 is the cascade channel, so the request status of channel 4 is a logical OR of the request status for channels 0 through 3.  4 = Channel 0  5 = Channel 1 (5)  6 = Channel 2 (6)  7 = Channel 3 (7)
3:0	Channel Terminal Count Status—RO. When a channel reaches terminal count (TC), its status bit is set to 1. If TC has not been reached, the status bit is set to 0. Channel 4 is programmed for cascade, so the TC bit response for channel 4 is irrelevant:  0 = Channel 0  1 = Channel 1 (5)  2 = Channel 2 (6)  3 = Channel 3 (7)

#### DMA\_WRSMSK—DMA Write Single Mask Register 13.2.6

I/O Address:

Ch. #0-3 = 0Ah; Ch. #4-7 = D4h WO Attribute: Default Value: 0000 01xx Size: 8-bit Lockable: No Power Well: Core

Bit	Description	
7:3	Reserved. Must be 0.	
2	Channel Mask Select—WO.  0 = Enable DREQ for the selected channel. The channel is selected through bits [1:0].  Therefore, only one channel can be masked / unmasked at a time.  1 = Disable DREQ for the selected channel.	
1:0	DMA Channel Select—WO. These bits select the DMA Channel Mode Register to program.  00 = Channel 0 (4)  01 = Channel 1 (5)  10 = Channel 2 (6)  11 = Channel 3 (7)	



#### DMACH\_MODE—DMA Channel Mode Register 13.2.7

Ch. #0-3 = 0Bh; Ch. #4-7 = D6h I/O Address:

Attribute: WO Default Value: 0000 00xx Size: 8-bit Power Well: Lockable: No Core

Bit	Description	
7:6	DMA Transfer Mode—WO. Each DMA channel can be programmed in one of four different modes:  00 = Demand mode 01 = Single mode 10 = Reserved 11 = Cascade mode	
Address Increment/Decrement Select—WO. This bit controls address incred decrement during DMA transfers.  0 = Address increment. (default after part reset or Master Clear)  1 = Address decrement.		
4	Autoinitialize Enable—WO.  0 = Autoinitialize feature is disabled and DMA transfers terminate on a terminal count.  A part reset or Master Clear disables autoinitialization.  1 = DMA restores the Base Address and Count registers to the current registers following a terminal count (TC).	
3:2	DMA Transfer Type—WO. These bits represent the direction of the DMA transfer. When the channel is programmed for cascade mode, (bits[7:6] = 11) the transfer type is irrelevant.  00 = Verify - No I/O or memory strobes generated  01 = Write - Data transferred from the I/O devices to memory  10 = Read - Data transferred from memory to the I/O device  11 = Invalid	
1:0	DMA Channel Select—WO. These bits select the DMA Channel Mode Register that will be written by bits [7:2].  00 = Channel 0 (4)  01 = Channel 1 (5)  10 = Channel 2 (6)  11 = Channel 3 (7)	



#### **DMA Clear Byte Pointer Register** 13.2.8

I/O Address: Ch. #0-3 = 0Ch;

Attribute: Ch. #4-7 = D8hWO Default Value: XXXX XXXX Size: 8-bit Lockable: No Power Well: Core

Bit	Description
7:0	Clear Byte Pointer—WO. No specific pattern. Command enabled with a write to the I/O port address. Writing to this register initializes the byte pointer flip/flop to a known state. It clears the internal latch used to address the upper or lower byte of the 16-bit Address and Word Count Registers. The latch is also cleared by part reset and by the Master Clear command. This command precedes the first access to a 16-bit DMA controller register. The first access to a 16-bit register will then access the significant byte, and the second access automatically accesses the most significant byte.

#### **DMA Master Clear Register** 13.2.9

I/O Address: Ch. #0-3 = 0Dh;

Ch. #4-7 = DAhWO Attribute: Default Value: XXXX XXXX Size: 8-bit

Bit	Description
7:0	Master Clear—WO. No specific pattern. Enabled with a write to the port. This has the same effect as the hardware Reset. The Command, Status, Request, and Byte Pointer flip/flop registers are cleared and the Mask Register is set.

#### DMA\_CLMSK—DMA Clear Mask Register 13.2.10

I/O Address:

Ch. #0-3 = 0Eh; Ch. #4-7 = DCh Attribute: WO

Default Value: Size: 8-bit XXXX XXXX Lockable: Power Well: Core No

Bit	Description
7:0	Clear Mask Register—WO. No specific pattern. Command enabled with a write to the port.



### 13.2.11 DMA\_WRMSK—DMA Write All Mask Register

I/O Address: Ch. #0-3 = 0Fh;

Bit	Description
7:4	Reserved. Must be 0.
3:0	Channel Mask Bits—R/W. This register permits all four channels to be simultaneously enabled/disabled instead of enabling/disabling each channel individually, as is the case with the Mask Register – Write Single Mask Bit. In addition, this register has a read path to allow the status of the channel mask bits to be read. A channel's mask bit is automatically set to 1 when the Current Byte/Word Count Register reaches terminal count (unless the channel is in auto-initialization mode).  Setting the bit(s) to a 1 disables the corresponding DREQ(s). Setting the bit(s) to a 0 enables the corresponding DREQ(s). Bits [3:0] are set to 1 upon part reset or Master Clear. When read, bits [3:0] indicate the DMA channel [3:0] ([7:4]) mask status.  Bit 0 = Channel 0 (4)1 = Masked, 0 = Not Masked  Bit 1 = Channel 1 (5)1 = Masked, 0 = Not Masked  Bit 2 = Channel 2 (6)1 = Masked, 0 = Not Masked  Bit 3 = Channel 3 (7)1 = Masked, 0 = Not Masked
	NOTE: Disabling channel 4 also disables channels 0–3 due to the cascade of channels 0–3 through channel 4.

## 13.3 Timer I/O Registers

Port	Aliases	Register Name	Default Value	Туре
40h 5	0h	Counter 0 Interval Time Status Byte Format	0XXXXXXXb	RO
		Counter 0 Counter Access Port	Undefined	R/W
41h	51h	Counter 1 Interval Time Status Byte Format	0XXXXXXXb	RO
		Counter 1 Counter Access Port	Undefined	R/W
42h	52h	Counter 2 Interval Time Status Byte Format	0XXXXXXXb	RO
		Counter 2 Counter Access Port	Undefined	R/W
		Timer Control Word	Undefined	WO
43h	53h	Timer Control Word Register	XXXXXXX0b	WO
		Counter Latch Command	X0h	WO



### 13.3.1 TCW—Timer Control Word Register

I/O Address: 43h Attribute: WO Default Value: All bits undefined Size: 8 bits

This register is programmed prior to any counter being accessed to specify counter modes. Following part reset, the control words for each register are undefined and each counter output is 0. Each timer must be programmed to bring it into a known state.

Bit	Description		
7:6	Counter Select—WO. The Counter Selection bits select the counter the control word acts upon as shown below. The Read Back Command is selected when bits[7:6] are both 1.  00 = Counter 0 select 01 = Counter 1 select 10 = Counter 2 select 11 = Read Back Command		
5:4	Read/Write Select—WO. These bits are the read/write control bits. The actual counter programming is done through the counter port (40h for counter 0, 41h for counter 1, and 42h for counter 2).  00 = Counter Latch Command  01 = Read/Write Least Significant Byte (LSB)  10 = Read/Write Most Significant Byte (MSB)  11 = Read/Write LSB then MSB		
	Counter Mode Sel operation for the se Bit Value	ection—WO. These bits select one of six possible modes of lected counter.  Mode	
	000b	Mode 0 Out signal on end of count (=0)	
3:1	001b	Mode 1 Hardware retriggerable one- shot	
	x10b	Mode 2 Rate generator (divide by n counter)	
	x11b	Mode 3 Square wave output	
	100b	Mode 4 Software triggered strobe	
	101b	Mode 5 Hardware triggered strobe	
0	Binary/BCD Countdown Select—WO.  0 = Binary countdown is used. The largest possible binary count is 2 <sup>16</sup> 1 = Binary coded decimal (BCD) count is used. The largest possible BCD count is 10 <sup>4</sup>		

There are two special commands that can be issued to the counters through this register, the Read Back Command and the Counter Latch Command. When these commands are chosen, several bits within this register are redefined. These register formats are described below:



#### RDBK\_CMD—Read Back Command

The Read Back Command is used to determine the count value, programmed mode, and current states of the OUT pin and Null count flag of the selected counter or counters. Status and/or count may be latched in any or all of the counters by selecting the counter during the register write. The count and status remain latched until read, and further latch commands are ignored until the count is read. Both count and status of the selected counters may be latched simultaneously by setting both bit 5 and bit 4 to 0. If both are latched, the first read operation from that counter returns the latched status. The next one or two reads, depending on whether the counter is programmed for one or two byte counts, returns the latched count. Subsequent reads return an unlatched count.

Bit	Description	
7:6	Read Back Command. Must be 11 to select the Read Back Command	
5	Latch Count of Selected Counters.  0 = Current count value of the selected counters will be latched  1 = Current count will not be latched	
4	Latch Status of Selected Counters.  0 = Status of the selected counters will be latched  1 = Status will not be latched	
3	Counter 2 Select.  1 = Counter 2 count and/or status will be latched	
2	Counter 1 Select. 1 = Counter 1 count and/or status will be latched	
1	Counter 0 Select. 1 = Counter 0 count and/or status will be latched.	
0	Reserved. Must be 0.	

#### LTCH\_CMD—Counter Latch Command

The Counter Latch Command latches the current count value. This command is used to insure that the count read from the counter is accurate. The count value is then read from each counter's count register through the Counter Ports Access Ports Register (40h for counter 0, 41h for counter 1, and 42h for counter 2). The count must be read according to the programmed format; that is, if the counter is programmed for two byte counts, two bytes must be read. The two bytes do not have to be read one right after the other (read, write, or programming operations for other counters may be inserted between the reads). If a counter is latched once and then latched again before the count is read, the second Counter Latch Command is ignored.

Bit	Description
	<b>Counter Selection</b> . These bits select the counter for latching. If "11" is written, then the write is interpreted as a read back command.
7:6	00 = Counter 0
	01 = Counter 1
	10 = Counter 2
5:4	Counter Latch Command.
5:4	00 = Selects the Counter Latch Command.
3:0	Reserved. Must be 0.



#### SBYTE\_FMT—Interval Timer Status Byte Format Register 13.3.2

I/O Address: Counter 0 = 40h,

Counter 1 = 41h, Counter 2 = 42h Attribute: RO

Size: 8 bits per counter

Bits[6:0] undefined, Bit 7=0 Default Value:

Each counter's status byte can be read following a Read Back Command. If latch status is chosen (bit 4=0, Read Back Command) as a read back option for a given counter, the next read from the counter's Counter Access Ports Register (40h for counter 0, 41h for counter 1, and 42h for counter 2) returns the status byte. The status byte returns the following:

Bit	Description	
7	Counter OUT Pin State—RO.  0 = OUT pin of the counter is also a 0  1 = OUT pin of the counter is also a 1	
6	Count Register Status—RO. This bit indicates when the last count written to the Count Register (CR) has been loaded into the counting element (CE). The exact time this happens depends on the counter mode, but until the count is loaded into the counting element (CE), the count value will be incorrect.  0 = Count has been transferred from CR to CE and is available for reading.  1 = Null Count. Count has not been transferred from CR to CE and is not yet available for reading.	
5:4	Read/Write Selection Status—RO. These reflect the read/write selection made through bits[5:4] of the control register. The binary codes returned during the status read match the codes used to program the counter read/write selection.  00 = Counter Latch Command  01 = Read/Write Least Significant Byte (LSB)  10 = Read/Write Most Significant Byte (MSB)  11 = Read/Write LSB then MSB	
3:1	Mode Selection Status—RO. These bits return the counter mode programming. The binary code returned matches the code used to program the counter mode, as listed under the bit function above.  000 = Mode 0—Out signal on end of count (=0)  001 = Mode 1—Hardware retriggerable one-shot  x10 = Mode 2—Rate generator (divide by n counter)  x11 = Mode 3—Square wave output  100 = Mode 4—Software triggered strobe  101 = Mode 5—Hardware triggered strobe	
0	Countdown Type Status—RO. This bit reflects the current countdown type.  0 = Binary countdown  1 = Binary Coded Decimal (BCD) countdown.	



### 13.3.3 Counter Access Ports Register

I/O Address: Counter 0 - 40h,

Counter 1 – 41h, Attribute: R/W

Counter 1 – 41h, Counter 2 – 42h

Default Value: All bits undefined Size: 8 bit

Bit	Description
7:0	Counter Port—R/W. Each counter port address is used to program the 16-bit Count Register. The order of programming, either LSB only, MSB only, or LSB then MSB, is defined with the Interval Counter Control Register at port 43h. The counter port is also used to read the current count from the Count Register, and return the status of the counter programming following a Read Back Command.

## 13.4 8259 Interrupt Controller (PIC) Registers

### 13.4.1 Interrupt Controller I/O MAP

The interrupt controller registers are located at 20h and 21h for the master controller (IRQ 0-7), and at A0h and A1h for the slave controller (IRQ 8-13). These registers have multiple functions, depending upon the data written to them. Table 13-3 shows the different register possibilities for each address.

Table 13-3. PIC Registers

Port	Aliases	Register Name	Default Value	Туре
	24h, 28h, 2Ch, 30h, 34h, 38h, 3Ch	Master PIC ICW1 Init. Cmd Word 1	Undefined	WO
20h		Master PIC OCW2 Op Ctrl Word 2	001XXXXXb	WO
		Master PIC OCW3 Op Ctrl Word 3	X01XXX10b	WO
	25h, 29h, 2Dh, 31h, 35h, 39h, 3Dh	Master PIC ICW2 Init. Cmd Word 2	Undefined	WO
21h		Master PIC ICW3 Init. Cmd Word 3	Undefined	WO
2111		Master PIC ICW4 Init. Cmd Word 4	01h	WO
		Master PIC OCW1 Op Ctrl Word 1	00h	R/W
	A4h, A8h, ACh, B0h, B4h, B8h, BCh	Slave PIC ICW1 Init. Cmd Word 1	Undefined	WO
A0h		Slave PIC OCW2 Op Ctrl Word 2	001XXXXXb	WO
		Slave PIC OCW3 Op Ctrl Word 3	X01XXX10b	WO
	A5h, A9h, ADh, B1h, B5h, B9h, BDh	Slave PIC ICW2 Init. Cmd Word 2	Undefined	WO
A1h		Slave PIC ICW3 Init. Cmd Word 3	Undefined	WO
AIII		Slave PIC ICW4 Init. Cmd Word 4	01h	WO
		Slave PIC OCW1 Op Ctrl Word 1	00h	R/W
4D0h	-	Master PIC Edge/Level Triggered	00h	R/W
4D1h	_	Slave PIC Edge/Level Triggered	00h	R/W

**Note:** See note addressing active-low interrupt sources in 8259 Interrupt Controllers section (Chapter 5.8).



#### 13.4.2 ICW1—Initialization Command Word 1 Register

Offset Address: Master Controller – 20h Attribute: WO

Slave Controller - A0h Size: 8 bit /controller

Default Value: All bits undefined

A write to Initialization Command Word 1 starts the interrupt controller initialization sequence, during which the following occurs:

- 1. The Interrupt Mask register is cleared.
- 2. IRQ7 input is assigned priority 7.
- 3. The slave mode address is set to 7.
- 4. Special mask mode is cleared and Status Read is set to IRR.

Once this write occurs, the controller expects writes to ICW2, ICW3, and ICW4 to complete the initialization sequence.

Bit	Description
7:5	ICW/OCW Select—WO. These bits are MCS-85 specific, and not needed.  000 = Should be programmed to "000"
4	ICW/OCW Select—WO.  1 = This bit must be a 1 to select ICW1 and enable the ICW2, ICW3, and ICW4 sequence.
3	Edge/Level Bank Select (LTIM)—WO. Disabled. Replaced by the edge/level triggered control registers (ELCR, D31:F0:4D0h, D31:F0:4D1h).
2	ADI—WO. 0 = Ignored for the PCH. Should be programmed to 0.
1	Single or Cascade (SNGL)—WO.  0 = Must be programmed to a 0 to indicate two controllers operating in cascade mode.
0	ICW4 Write Required (IC4)—WO.  1 = This bit must be programmed to a 1 to indicate that ICW4 needs to be programmed.



#### 13.4.3 ICW2—Initialization Command Word 2 Register

Offset Address: Master Controller – 21h Attribute: WC

Slave Controller - A1h Size: 8 bit /controller

Default Value: All bits undefined

ICW2 is used to initialize the interrupt controller with the five most significant bits of the interrupt vector address. The value programmed for bits[7:3] is used by the processor to define the base address in the interrupt vector table for the interrupt routines associated with each IRQ on the controller. Typical ISA ICW2 values are 08h for the master controller and 70h for the slave controller.

Bit	Description			
7:3	Interrupt Vector Base Address—WO. Bits [7:3] define the base address in the interrupt vector table for the interrupt routines associated with each interrupt request level input.			
2:0	Interrupt Request Level—WO. When writing ICW2, these bits should all be 0. Durin an interrupt acknowledge cycle, these bits are programmed by the interrupt controlle with the interrupt to be serviced. This is combined with bits [7:3] to form the interrupt vector driven onto the data bus during the second INTA# cycle. The code is a three bit binary code:  Code Master Interrupt Slave Interrupt  000b IRQ0 IRQ8  001b IRQ1 IRQ9  010b IRQ2 IRQ10			
	011b	IRQ3	IRQ11	
	100b	IRQ4	IRQ12	
	101b	IRQ5	IRQ13	
	110b	IRQ6	IRQ14	
	111b	IRQ7	IRQ15	

## 13.4.4 ICW3—Master Controller Initialization Command Word 3 Register

Offset Address: 21h Attribute: WO Default Value: All bits undefined Size: 8 bits

Bit	Description
7:3	0 = These bits must be programmed to 0.
2	Cascaded Interrupt Controller IRQ Connection—WO. This bit indicates that the slave controller is cascaded on IRQ2. When IRQ8#-IRQ15 is asserted, it goes through the slave controller's priority resolver. The slave controller's INTR output onto IRQ2. IRQ2 then goes through the master controller's priority solver. If it wins, the INTR signal is asserted to the processor, and the returning interrupt acknowledge returns the interrupt vector for the slave controller.  1 = This bit must always be programmed to a 1.
1:0	0 = These bits must be programmed to 0.



## 13.4.5 ICW3—Slave Controller Initialization Command Word 3 Register

Offset Address: A1h Attribute: WO Default Value: All bits undefined Size: 8 bits

Bit	Description
7:3	0 = These bits must be programmed to 0.
2:0	Slave I dentification Code—WO. These bits are compared against the slave identification code broadcast by the master controller from the trailing edge of the first internal INTA# pulse to the trailing edge of the second internal INTA# pulse. These bits must be programmed to 02h to match the code broadcast by the master controller. When 02h is broadcast by the master controller during the INTA# sequence, the slave controller assumes responsibility for broadcasting the interrupt vector.

### 13.4.6 ICW4—Initialization Command Word 4 Register

Offset Address: Master Controller – 021h Attribute: WO Slave Controller – 0A1h Size: 8 bits

Default Value: 01h

Bit	Description		
7:5	0 = These bits must be programmed to 0.		
4	Special Fully Nested Mode (SFNM)—WO.  0 = Should normally be disabled by writing a 0 to this bit.  1 = Special fully nested mode is programmed.		
3	Buffered Mode (BUF)—WO.  0 = Must be programmed to 0 for the PCH. This is non-buffered mode.		
2	Master/Slave in Buffered Mode—WO. Not used.  0 = Should always be programmed to 0.		
1	Automatic End of Interrupt (AEOI)—WO.  0 = This bit should normally be programmed to 0. This is the normal end of interrupt.  1 = Automatic End of Interrupt (AEOI) mode is programmed.		
0	Microprocessor Mode—WO.  1 = Must be programmed to 1 to indicate that the controller is operating in an Intel Architecture-based system.		



## 13.4.7 OCW1—Operational Control Word 1 (Interrupt Mask) Register

Offset Address: Master Controller – 021h Attribute: R/W Slave Controller – 0A1h Size: 8 bits

Default Value: 00h

Bit	Description
7:0	Interrupt Request Mask—R/W. When a 1 is written to any bit in this register, the corresponding IRQ line is masked. When a 0 is written to any bit in this register, the corresponding IRQ mask bit is cleared, and interrupt requests will again be accepted by the controller. Masking IRQ2 on the master controller will also mask the interrupt requests from the slave controller.

### 13.4.8 OCW2—Operational Control Word 2 Register

Offset Address: Master Controller – 020h Attribute: WO Slave Controller – 0A0h Size: 8 bits

Default Value: Bit[4:0]=undefined, Bit[7:5]=001

Following a part reset or ICW initialization, the controller enters the fully nested mode of operation. Non-specific EOI without rotation is the default. Both rotation mode and specific EOI mode are disabled following initialization.

Bit	Description			
7:5	Rotate and EOI Codes (R, SL, EOI)—WO. These three bits control the Rotate and End of Interrupt modes and combinations of the two.  000 = Rotate in Auto EOI Mode (Clear)  001 = Non-specific EOI command  010 = No Operation  011 = *Specific EOI Command  100 = Rotate in Auto EOI Mode (Set)  101 = Rotate on Non-Specific EOI Command  110 = *Set Priority Command  111 = *Rotate on Specific EOI Command  **LO - L2 Are Used			
4:3	OCW2 Select—WO. When selecting OCW2, bits 4:3 = 00			
	Interrupt Level Select (L2, L1, L0)—WO. L2, L1, and L0 determine the interrupt acted upon when the SL bit is active. A simple binary code, outlined below, select channel for the command to act upon. When the SL bit is inactive, these bits do have a defined function; programming L2, L1 and L0 to 0 is sufficient in this case			
2:0	Code	Interrupt Level	Code	Interrupt Level
2:0	000b	IRQ0/8	000b	IRQ4/12
	001b	IRQ1/9	001b	IRQ5/13
	010b	IRQ2/10	010b	IRQ6/14
	011b	IRQ3/11	011b	IRQ7/15



#### **OCW3—Operational Control Word 3 Register** 13.4.9

Offset Address: Master Controller – 020h Attribute:WO Slave Controller – 0A0h Size: 8 bits Default Value: Bit[6,0]=0, Bit[7,4:2]=undefined, Bit[5,1]=1

Bit	Description		
7	Reserved. Must be 0.		
6	Special Mask Mode (SMM)—WO.  1 = The Special Mask Mode can be used by an interrupt service routine to dynamically alter the system priority structure while the routine is executing, through selective enabling/disabling of the other channel's mask bits. Bit 5, the ESMM bit, must be set for this bit to have any meaning.		
5	Enable Special Mask Mode (ESMM)—WO.  0 = Disable. The SMM bit becomes a "don't care".  1 = Enable the SMM bit to set or reset the Special Mask Mode.		
4:3	OCW3 Select—WO. When selecting OCW3, bits 4:3 = 01		
2	Poll Mode Command—WO.  0 = Disable. Poll Command is not issued.  1 = Enable. The next I/O read to the interrupt controller is treated as an interrupt acknowledge cycle. An encoded byte is driven onto the data bus, representing the highest priority level requesting service.		
1:0	Register Read Command—WO. These bits provide control for reading the In-Service Register (ISR) and the Interrupt Request Register (IRR). When bit 1=0, bit 0 will not affect the register read selection. When bit 1=1, bit 0 selects the register status returned following an OCW3 read. If bit 0=0, the IRR will be read. If bit 0=1, the ISR will be read. Following ICW initialization, the default OCW3 port address read will be "read IRR". To retain the current selection (read ISR or read IRR), always write a 0 to bit 1 when programming this register. The selected register can be read repeatedly without reprogramming OCW3. To select a new status register, OCW3 must be reprogrammed prior to attempting the read.  00 = No Action  10 = Read IRQ Register  11 = Read IS Register		



### 13.4.10 ELCR1—Master Controller Edge/Level Triggered Register

Offset Address: 4D0h Attribute: R/W Default Value: 00h Size: 8 bits

In edge mode, (bit[x] = 0), the interrupt is recognized by a low to high transition. In level mode (bit[x] = 1), the interrupt is recognized by a high level. The cascade channel, IRQ2, the heart beat timer (IRQ0), and the keyboard controller (IRQ1), cannot be put into level mode.

Bit	Description
7	IRQ7 ECL—R/W. 0 = Edge. 1 = Level.
6	IRQ6 ECL—R/W. 0 = Edge. 1 = Level.
5	IRQ5 ECL—R/W. 0 = Edge. 1 = Level.
4	IRQ4 ECL—R/W. 0 = Edge. 1 = Level.
3	IRQ3 ECL—R/W. 0 = Edge. 1 = Level.
2:0	Reserved. Must be 0.



## 13.4.11 ELCR2—Slave Controller Edge/Level Triggered Register

Offset Address: 4D1h Attribute: R/W Default Value: 00h Size: 8 bits

In edge mode, (bit[x] = 0), the interrupt is recognized by a low to high transition. In level mode (bit[x] = 1), the interrupt is recognized by a high level. The real time clock, IRQ8#, and the floating point error interrupt, IRQ13, cannot be programmed for level mode

Bit	Description
7	IRQ15 ECL—R/W.  0 = Edge 1 = Level
6	IRQ14 ECL—R/W.  0 = Edge 1 = Level
5	Reserved. Must be 0.
4	IRQ12 ECL—R/W.  0 = Edge 1 = Level
3	IRQ11 ECL—R/W.  0 = Edge 1 = Level
2	IRQ10 ECL—R/W.  0 = Edge 1 = Level
1	IRQ9 ECL—R/W.  0 = Edge 1 = Level
0	Reserved. Must be 0.



# 13.5 Advanced Programmable Interrupt Controller (APIC)

#### 13.5.1 APIC Register Map

The APIC is accessed using an indirect addressing scheme. Two registers are visible by software for manipulation of most of the APIC registers. These registers are mapped into memory space. The address bits 19:12 of the address range are programmable through bits 7:0 of OIC register (Chipset Config Registers:Offset 31FEh) The registers are shown in Table 13-4.

#### Table 13-4. APIC Direct Registers

Address	Mnemonic	Register Name	Size	Туре
FEC0000h	IND	Index	8 bits	R/W
FEC0010h	DAT	Data	32 bits	R/W
FEC0040h	EOIR	EOI	32 bits	WO

Table 13-5 lists the registers which can be accessed within the APIC using the Index Register. When accessing these registers, accesses must be done one DWord at a time. For example, software should never access byte 2 from the Data register before accessing bytes 0 and 1. The hardware will not attempt to recover from a bad programming model in this case.

#### Table 13-5. APIC Indirect Registers

Index	Mnemonic	Register Name	Size	Туре
00	ID	Identification	32 bits	R/W
01	VER	Version	32 bits	RO
02-0F	_	Reserved	_	RO
10-11	REDIR_TBL0	Redirection Table 0	64 bits	R/W, RO
12-13	REDIR_TBL1	Redirection Table 1 64 bits R/W,		R/W, RO
3E-3F	REDIR_TBL23	Redirection Table 23 64 bits R/W		R/W, RO
40-FF	_	Reserved — RC		RO

#### 13.5.2 IND—Index Register

Memory Address FEC\_\_0000h Attribute: R/W Default Value: 00hSize: 8 bits

The Index Register will select which APIC indirect register to be manipulated by software. The selector values for the indirect registers are listed in Table 13-5. Software will program this register to select the desired APIC internal register

Bit	Description
7:0	APIC Index—R/W. This is an 8-bit pointer into the I/O APIC register table.



### 13.5.3 DAT—Data Register

Memory Address FEC\_\_0000h A ttribute: R/W Default Value: 0000000h Size: 32 bits

This is a 32-bit register specifying the data to be read or written to the register pointed to by the Index register. This register can only be accessed in DWord quantities.

Bit	Description
7:0	APIC Data—R/W. This is a 32-bit register for the data to be read or written to the APIC indirect register (Figure 13-5) pointed to by the Index register (Memory Address FEC0_0000h).

#### 13.5.4 EOIR—EOI Register

Memory Address FEC\_\_0000h Attribute: R/W Default Value: N/A Size: 32 bits

The EOI register is present to provide a mechanism to maintain the level triggered semantics for level-triggered interrupts issued on the parallel bus.

When a write is issued to this register, the I/O APIC will check the lower 8 bits written to this register, and compare it with the vector field for each entry in the I/O Redirection Table. When a match is found, the Remote\_IRR bit (Index Offset 10h, bit 14) for that I/O Redirection Entry will be cleared.

Note:

If multiple I/O Redirection entries, for any reason, assign the same vector for more than one interrupt input, each of those entries will have the Remote\_IRR bit reset to 0. The interrupt, which was prematurely reset, will not be lost because if its input remained active when the Remote\_IRR bit was cleared, the interrupt will be reissued and serviced at a later time. Note that only bits 7:0 are actually used. Bits 31:8 are ignored by the PCH.

Note:

To provide for future expansion, the processor should always write a value of 0 to Bits 31:8.

Bit	Description
31:8	Reserved. To provide for future expansion, the processor should always write a value of 0 to Bits 31:8.
7:0	Redirection Entry Clear—WO. When a write is issued to this register, the I/O APIC will check this field, and compare it with the vector field for each entry in the I/O Redirection Table. When a match is found, the Remote_IRR bit for that I/O Redirection Entry will be cleared.



### 13.5.5 ID—Identification Register

Index Offset: 00h Attribute: R/W Default Value: 0000000h Size: 32 bits

The APIC ID serves as a physical name of the APIC. The APIC bus arbitration ID for the APIC is derived from its I/O APIC ID. This register is reset to 0 on power-up reset.

Bit	Description
31:28	Reserved
27:24	APIC ID—R/W. Software must program this value before using the APIC.
23:16 F	R eserved
15 Sc	ratchpad Bit.
14:0 R	eserved

#### 13.5.6 VER—Version Register

Index Offset:01hAttribute:RO, RWODefault Value:00170020hSize:32 bits

Each I/O APIC contains a hardwired Version Register that identifies different implementation of APIC and their versions. The maximum redirection entry information also is in this register, to let software know how many interrupt are supported by this APIC.

Bit	Description		
31:24	Reserved		
23:16	Maximum Redirection Entries (MRE)—RWO. This is the entry number (0 being the lowest entry) of the highest entry in the redirection table. It is equal to the number of interrupt input pins minus one and is in the range 0 through 239. In the PCH this field is hardwired to 17h to indicate 24 interrupts.  BIOS must write to this field after PLTRST# to lockdown the value. this allows BIOS to use some of the entries for its own purpose and thus advertising fewer IOxAPIC Redirection Entries to the OS.		
15	<b>Pin Assertion Register Supported (PRQ)</b> —RO. Indicate that the IOxAPIC does not implement the Pin Assertion Register.		
14:8	Reserved		
7:0	<b>Version (VS)</b> —RO. This is a version number that identifies the implementation version.		



#### 13.5.7 REDIR\_TBL—Redirection Table

Index Offset: 10h-11h (vector 0) through Attribute:R/W, RO

3E-3Fh (vector 23)

Default Value: Bit 16 = 1. All other bits undefined Size: 64 bits each, (accessed

as two 32 bt quantities)

The Redirection Table has a dedicated entry for each interrupt input pin. The information in the Redirection Table is used to translate the interrupt manifestation on the corresponding interrupt pin into an APIC message.

The APIC will respond to an edge triggered interrupt as long as the interrupt is held until after the acknowledge cycle has begun. Once the interrupt is detected, a delivery status bit internally to the I/O APIC is set. The state machine will step ahead and wait for an acknowledgment from the APIC unit that the interrupt message was sent. Only then will the I/O APIC be able to recognize a new edge on that interrupt pin. That new edge will only result in a new invocation of the handler if its acceptance by the destination APIC causes the Interrupt Request Register bit to go from 0 to 1. (In other words, if the interrupt was not already pending at the destination.)

Bit	Description		
63:56	<b>Destination</b> —R/W. If bit 11 of this entry is 0 (Physical), then bits 59:56 specifies an APIC ID. In this case, bits 63:59 should be programmed by software to 0. If bit 11 of this entry is 1 (Logical), then bits 63:56 specify the logical destination address of a set of processors.		
55:48	<b>Extended Destination ID (EDID)</b> —RO. These bits are sent to a local APIC only when in Processor System Bus mode. They become bits 11:4 of the address.		
47:17	Reserved		
16	<ul> <li>Mask—R/W.</li> <li>0 = Not masked: An edge or level on this interrupt pin results in the delivery of the interrupt to the destination.</li> <li>1 = Masked: Interrupts are not delivered nor held pending. Setting this bit after the interrupt is accepted by a local APIC has no effect on that interrupt. This behavior is identical to the device withdrawing the interrupt before it is posted to the processor. It is software's responsibility to deal with the case where the mask bit is set after the interrupt message has been accepted by a local APIC unit but before the interrupt is dispensed to the processor.</li> </ul>		
15	Trigger Mode—R/W. This field indicates the type of signal on the interrupt pin that triggers an interrupt.  0 = Edge triggered.  1 = Level triggered.		
14	Remote IRR—R/W. This bit is used for level triggered interrupts; its meaning is undefined for edge triggered interrupts.  0 = Reset when an EOI message is received from a local APIC.  1 = Set when Local APIC/s accept the level interrupt sent by the I/O APIC.		
13	Interrupt Input Pin Polarity—R/W. This bit specifies the polarity of each interrupt signal connected to the interrupt pins.  0 = Active high.  1 = Active low.		
12	Delivery Status—RO. This field contains the current status of the delivery of this interrupt. Writes to this bit have no effect.  0 = Idle. No activity for this interrupt.  1 = Pending. Interrupt has been injected, but delivery is not complete.		



Bit	Description	
11	<b>Destination Mode</b> —R/W. This field determines the interpretation of the Destination field.	
	<ul> <li>0 = Physical. Destination APIC ID is identified by bits 59:56.</li> <li>1 = Logical. Destinations are identified by matching bit 63:56 with the Logical Destination in the Destination Format Register and Logical Destination Register in each Local APIC.</li> </ul>	
10:8	<b>Delivery Mode</b> —R/W. This field specifies how the APICs listed in the destination field should act upon reception of this signal. Certain Delivery Modes will only operate as intended when used in conjunction with a specific trigger mode. These encodings are listed in the note below:	
7:0	<b>Vector</b> —R/W. This field contains the interrupt vector for this interrupt. Values range between 10h and FEh.	

#### **NOTE**: Delivery Mode encoding:

- 000 = Fixed. Deliver the signal on the INTR signal of all processor cores listed in the destination. Trigger Mode can be edge or level.
- 001 = Lowest Priority. Deliver the signal on the INTR signal of the processor core that is executing at the lowest priority among all the processors listed in the specified destination. Trigger Mode can be edge or level.
- 010 = SMI (System Management Interrupt). Requires the interrupt to be programmed as edge triggered. The vector information is ignored but must be programmed to all 0s for future compatibility: **not supported**
- 011 = Reserved
- NMI. Deliver the signal on the NMI signal of all processor cores listed in the destination. Vector information is ignored. NMI is treated as an edge triggered interrupt even if it is programmed as level triggered. For proper operation this redirection table entry must be programmed to edge triggered. The NMI delivery mode does not set the RIRR bit. If the redirection table is incorrectly set to level, the loop count will continue counting through the redirection table addresses. Once the count for the NMI pin is reached again, the interrupt will be sent again: **not supported**
- INIT. Deliver the signal to all processor cores listed in the destination by asserting the INIT signal. All addressed local APICs will assume their INIT state. INIT is always treated as an edge triggered interrupt even if programmed as level triggered. For proper operation this redirection table entry must be programmed to edge triggered. The INIT delivery mode does not set the RIRR bit. If the redirection table is incorrectly set to level, the loop count will continue counting through the redirection table addresses. Once the count for the INIT pin is reached again, the interrupt will be sent again: not supported
- 110 = Reserved
- 111 = ExtINT. Deliver the signal to the INTR signal of all processor cores listed in the destination as an interrupt that originated in an externally connected 8259A compatible interrupt controller. The INTA cycle that corresponds to this ExtINT delivery will be routed to the external controller that is expected to supply the vector. Requires the interrupt to be programmed as edge triggered.



### 13.6 Real Time Clock Registers

#### 13.6.1 I/O Register Address Map

The RTC internal registers and RAM are organized as two banks of 128 bytes each, called the standard and extended banks. The first 14 bytes of the standard bank contain the RTC time and date information along with four registers, A–D, that are used for configuration of the RTC. The extended bank contains a full 128 bytes of battery backed SRAM, and will be accessible even when the RTC module is disabled (using the RTC configuration register). Registers A–D do not physically exist in the RAM.

All data movement between the host processor and the real-time clock is done through registers mapped to the standard I/O space. The register map appears in Table 13-6.

#### Table 13-6. RTC I/O Registers

I/O Locations	If U128E bit = 0	Function
70h and 74h	Also alias to 72h and 76h	Real-Time Clock (Standard RAM) Index Register
71h and 75h	Also alias to 73h and 77h	Real-Time Clock (Standard RAM) Target Register
72h and 76h		Extended RAM Index Register (if enabled)
73h and 77h		Extended RAM Target Register (if enabled)

#### NOTES:

- 1. I/O locations 70h and 71h are the standard legacy location for the real-time clock. The map for this bank is shown in Table 13-7. Locations 72h and 73h are for accessing the extended RAM. The extended RAM bank is also accessed using an indexed scheme. I/O address 72h is used as the address pointer and I/O address 73h is used as the data register. Index addresses above 127h are not valid. If the extended RAM is not needed, it may be disabled.
- 2. Software must preserve the value of bit 7 at I/O addresses 70h and 74h. When writing to this address, software must first read the value, and then write the same value for bit 7 during the sequential address write. Note that port 70h is not directly readable. The only way to read this register is through Alt Access mode. Although RTC Index bits 6:0 are readable from port 74h, bit 7 will always return 0. If the NMI# enable is not changed during normal operation, software can alternatively read this bit once and then retain the value for all subsequent writes to port 70h.



## 13.6.2 Indexed Registers

The RTC contains two sets of indexed registers that are accessed using the two separate Index and Target registers (70/71h or 72/73h), as shown in Table 13-7.

Table 13-7. RTC (Standard) RAM Bank

Index	Name	
00h	Seconds	
01h	Seconds Alarm	
02h	Minutes	
03h	Minutes Alarm	
04h	Hours	
05h	Hours Alarm	
06h	Day of Week	
07h	Day of Month	
08h	Month	
09h	Year	
0Ah	Register A	
0Bh	Register B	
0Ch	Register C	
0Dh	Register D	
0Eh-7Fh	114 Bytes of User RAM	



#### 13.6.2.1 RTC\_REGA—Register A

RTC Index: 0A Attribute: R/W Default Value: Undefined Size: 8-bit Lockable: No Power Well: RTC

This register is used for general configuration of the RTC functions. None of the bits are affected by RSMRST# or any other PCH reset signal.

Bit	Description				
7	<ul> <li>Update In Progress (UIP)—R/W. This bit may be monitored as a status flag.</li> <li>0 = The update cycle will not start for at least 488 μs. The time, calendar, and alarm information in RAM is always available when the UIP bit is 0.</li> <li>1 = The update is soon to occur or is in progress.</li> </ul>				
6:4	Division Chain Select (DV[2:0])—R/W. These three bits control the divider chain for the oscillator, and are not affected by RSMRST# or any other reset signal.  010 = Normal Operation  11X = Divider Reset  101 = Bypass 15 stages (test mode only)  100 = Bypass 10 stages (test mode only)  011 = Bypass 5 stages (test mode only)  001 = Invalid  000 = Invalid				
3:0	Rate Select (RS[3:0])—R/W. Selects one of 13 taps of the 15 stage divider chain. The selected tap can generate a periodic interrupt if the PIE bit is set in Register B. Otherwise this tap will set the PF flag of Register C. If the periodic interrupt is not to be used, these bits should all be set to 0. RS3 corresponds to bit 3. $0000 = \text{Interrupt never toggles}$ $0001 = 3.90625 \text{ ms}$ $0010 = 7.8125 \text{ ms}$ $0011 = 122.070 \mu\text{s}$ $0100 = 244.141 \mu\text{s}$ $0110 = 976.5625 \mu\text{s}$ $0111 = 1.953125 m\text{s}$ $1000 = 3.90625 m\text{s}$ $1001 = 7.8125 m\text{s}$ $1010 = 15.625 m\text{s}$ $1011 = 31.25 m\text{s}$ $1100 = 62.5 m\text{s}$ $1101 = 125 m\text{s}$ $1111 = 500 m\text{s}$				



## 13.6.2.2 RTC\_REGB—Register B (General Configuration)

RTC Index: 0Bh Attribute: R/W Default Value: U0U00UUU (U: Undefined) Size: 8-bit Lockable: No Power Well: RTC

Bit	Description			
7	Update Cycle Inhibit (SET)—R/W. Enables/Inhibits the update cycles. This bit is not affected by RSMRST# nor any other reset signal.  0 = Update cycle occurs normally once each second.  1 = A current update cycle will abort and subsequent update cycles will not occur until SET is returned to 0. When set is one, the BIOS may initialize time and calendar bytes safely.  NOTE: This bit should be set then cleared early in BIOS POST after each powerup directly after coin-cell battery insertion.			
6	Periodic Interrupt Enable (PIE)—R/W. This bit is cleared by RSMRST#, but not on any other reset.  0 = Disable.  1 = Enable. Allows an interrupt to occur with a time base set with the RS bits of register A.			
5	Alarm Interrupt Enable (AIE)—R/W. This bit is cleared by RTCRST#, but not on an other reset.  0 = Disable.  1 = Enable. Allows an interrupt to occur when the AF is set by an alarm match from th update cycle. An alarm can occur once a second, one an hour, once a day, or one month.			
4	Update-Ended Interrupt Enable (UIE)—R/W. This bit is cleared by RSMRST#, but not on any other reset.  0 = Disable.  1 = Enable. Allows an interrupt to occur when the update cycle ends.			
3	<b>Square Wave Enable (SQWE)</b> —R/W. This bit serves no function in the PCH. It is left in this register bank to provide compatibility with the Motorola 146818B. The PCH has no SQW pin. This bit is cleared by RSMRST#, but not on any other reset.			
2	Data Mode (DM)—R/W. This bit specifies either binary or BCD data representation. This bit is not affected by RSMRST# nor any other reset signal.  0 = BCD 1 = Binary			
1	Hour Format (HOURFORM)—R/W. This bit indicates the hour byte format. This bit is not affected by RSMRST# nor any other reset signal.  0 = Twelve-hour mode. In twelve-hour mode, the seventh bit represents AM as 0 and PM as one.  1 = Twenty-four hour mode.			
0	<b>Daylight Savings Legacy Software Support (DSLSWS)</b> —R/W. Daylight savings functionality is no longer supported. This bit is used to maintain legacy software support and has no associated functionality. If BUC.DSO bit is set, the DSLSWS bit continues to be R/W.			



#### 13.6.2.3 RTC\_REGC—Register C (Flag Register)

RTC Index: 0Ch Attribute: RO
Default Value: 00U00000 (U: Undefined) Size: 8-bit
Lockable: No Power Well: RTC

Writes to Register C have no effect.

Bit	Description				
7	Interrupt Request Flag (IRQF)—RO. IRQF = (PF * PIE) + (AF * AIE) + (UF *UFE). This bit also causes the RTC Interrupt to be asserted. This bit is cleared upon RSMRST# or a read of Register C.				
6	Periodic Interrupt Flag (PF)—RO. This bit is cleared upon RSMRST# or a read of Register C.  0 = If no taps are specified using the RS bits in Register A, this flag will not be set.  1 = Periodic interrupt Flag will be 1 when the tap specified by the RS bits of register A is  1.				
5	Alarm Flag (AF)—RO.  0 = This bit is cleared upon RTCRST# or a read of Register C.  1 = Alarm Flag will be set after all Alarm values match the current time.				
4	Update-Ended Flag (UF)—RO.  0 = The bit is cleared upon RSMRST# or a read of Register C.  1 = Set immediately following an update cycle for each second.				
3:0	Reserved. Will always report 0.				

#### 13.6.2.4 RTC\_REGD—Register D (Flag Register)

RTC Index: 0Dh Attribute: R/W Default Value: 10UUUUUU (U: Undefined) Size: 8-bit Lockable: No Power Well: RTC

Bit	Description			
7	Valid RAM and Time Bit (VRT)—R/W.  0 = This bit should always be written as a 0 for write cycle, however it will return a 1 for read cycles.  1 = This bit is hardwired to 1 in the RTC power well.			
6	Reserved. This bit always returns a 0 and should be set to 0 for write cycles.			
5:0	Date Alarm—R/W. These bits store the date of month alarm value. If set to 00000000 then a don't care state is assumed. The host must configure the date alarm for these bits to do anything, yet they can be written at any time. If the date alarm is not enabled, these bits will return 0s to mimic the functionality of the Motorola 146818B. These bits are not affected by any reset assertion.			



## 13.7 Processor Interface Registers

Table 13-8 is the register address map for the processor interface registers.

#### Table 13-8. Processor Interface PCI Register Address Map

Offset	Mnemonic	Register Name	Default	Туре
61h	NMI_SC	NMI Status and Control	00h	R/W, RO
70h	NMI_EN	NMI Enable	80h	R/W (special)
92h	PORT92	Fast A20 and Init	00h	R/W
F0h	COPROC_ERR	Coprocessor Error	00h	WO
CF9h	RST_CNT	Reset Control	00h	R/W

## 13.7.1 NMI\_SC—NMI Status and Control Register

I/O Address:61hAttribute:R/W, RODefault Value:00hSize:8-bitLockable:NoPower Well:Core

Bit	Description			
7	SERR# NMI Source Status (SERR#_NMI_STS)—RO.  1 = Bit is set if a PCI agent detected a system error and pulses the PCI SERR# line and if bit 2 (PCI_SERR_EN) is cleared. This interrupt source is enabled by setting bit 2 to 0. To reset the interrupt, set bit 2 to 1 and then set it to 0. When writing to port 61h, this bit must be 0.  NOTE: This bit is set by any of the PCH internal sources of SERR; this includes SERR assertions forwarded from the secondary PCI bus, errors on a PCI Express* port, or other internal functions that generate SERR#.			
6	IOCHK# NMI Source Status (IOCHK_NMI_STS)—RO.  1 = Bit is set if an LPC agent (using SERIRQ) asserted IOCHK# and if bit 3  (IOCHK_NMI_EN) is cleared. This interrupt source is enabled by setting bit 3 to 0.  To reset the interrupt, set bit 3 to 1 and then set it to 0. When writing to port 61h, this bit must be a 0.			
5	<b>Timer Counter 2 OUT Status (TMR2_OUT_STS)</b> —RO. This bit reflects the current state of the 8254 counter 2 output. Counter 2 must be programmed following any PCI reset for this bit to have a determinate value. When writing to port 61h, this bit must be a 0.			
4	<b>Refresh Cycle Toggle (REF_TOGGLE)</b> —RO. This signal toggles from either 0 to 1 or 1 to 0 at a rate that is equivalent to when refresh cycles would occur. When writing to port 61h, this bit must be a 0.			
3	IOCHK# NMI Enable (IOCHK_NMI_EN)—R/W.  0 = Enabled.  1 = Disabled and cleared.			
2	PCI SERR# Enable (PCI_SERR_EN)—R/W.  0 = SERR# NMIs are enabled.  1 = SERR# NMIs are disabled and cleared.			
1	Speaker Data Enable (SPKR_DAT_EN)—R/W.  0 = SPKR output is a 0.  1 = SPKR output is equivalent to the Counter 2 OUT signal value.			
0	Timer Counter 2 Enable (TIM_CNT2_EN)—R/W.  0 = Disable  1 = Enable			



# 13.7.2 NMI\_EN—NMI Enable (and Real Time Clock Index) Register

I/O Address: 70h Attribute: R/W (special)

Default Value: 80h Size: 8-bit Lockable: No Power Well: Core

Note:

The RTC Index field is write-only for normal operation. This field can only be read in Alt-Access Mode. Note, however, that this register is aliased to Port 74h (documented in Table 13-6), and all bits are readable at that address.

Bits	Description		
7	NMI Enable (NMI_EN)—R/W (special).  0 = Enable NMI sources.  1 = Disable All NMI sources.		
6:0	<b>Real Time Clock Index Address (RTC_INDX)</b> —R/W (special). This data goes to the RTC to select which register or CMOS RAM address is being accessed.		

#### 13.7.3 PORT92—Fast A20 and Init Register

I/O Address:92hAttribute:R/WDefault Value:00hSize:8-bitLockable:NoPower Well:Core

Bit	Description		
7:2	Reserved		
1	Alternate A20 Gate (ALT_A20_GATE)—R/W. This bit is Or'd with the A20GATE input signal to generate A20M# to the processor.  0 = A20M# signal can potentially go active. 1 = This bit is set when INIT# goes active.		
0	INIT_NOW—R/W. When this bit transitions from a 0 to a 1, the PCH will force INIT# active for 16 PCI clocks.		

### 13.7.4 COPROC\_ERR—Coprocessor Error Register

I/O Address:F0hAttribute:WODefault Value:00hSize:8-bitsLockable:NoPower Well:Core

Bits	Description		
7:0	Coprocessor Error (COPROC_ERR)—WO. Any value written to this register will cause IGNNE# to go active, if FERR# had generated an internal IRQ13. For FERR# to generate an internal IRQ13, the COPROC_ERR_EN bit must be 1.		



## 13.7.5 RST\_CNT—Reset Control Register

I/O Address:CF9hAttribute:R/WDefault Value:00hSize:8-bitLockable:NoPower Well:Core

Bit	Description			
7:4	Reserved			
3	Full Reset (FULL_RST)—R/W. This bit is used to determine the states of SLP_S3#, SLP_S4#, and SLP_S5# after a CF9 hard reset (SYS_RST = 1 and RST_CPU is set to 1), after PWROK going low (with RSMRST# high), or after two TCO timeouts.  0 = PCH will keep SLP_S3#, SLP_S4# and SLP_S5# high.  1 = PCH will drive SLP_S3#, SLP_S4# and SLP_S5# low for 3 - 5 seconds.  NOTE: When this bit is set, it also causes the full power cycle (SLP_S3/4/5# assertion) in response to SYS_RESET#, PWROK#, and Watchdog timer reset sources.			
2	Reset CPU (RST_CPU)—R/W. When this bit transitions from a 0 to a 1, it initiates a hard or soft reset, as determined by the SYS_RST bit (bit 1 of this register).			
1	System Reset (SYS_RST)—R/W. This bit is used to determine a hard or soft reset to the processor.  0 = When RST_CPU bit goes from 0 to 1, the PCH performs a soft reset by activating INIT# for 16 PCI clocks.  1 = When RST_CPU bit goes from 0 to 1, the PCH performs a hard reset by activating PLTRST# and SUS_STAT# active for a minimum of about 1 milliseconds. In this case, SLP_S3#, SLP_S4# and SLP_S5# state (assertion or de-assertion) depends on FULL_RST bit setting. The PCH main power well is reset when this bit is 1. It also resets the resume well bits (except for those noted throughout the EDS).			
0	Reserved			



## 13.8 Power Management Registers (PM—D31:F0)

The power management registers are distributed within the PCI Device 31: Function 0 space, as well as a separate I/O range. Each register is described below. Unless otherwise indicate, bits are in the main (core) power well.

Bits not explicitly defined in each register are assumed to be reserved. When writing to a reserved bit, the value should always be 0. Software should not attempt to use the value read from a reserved bit, as it may not be consistently 1 or 0.

# 13.8.1 Power Management PCI Configuration Registers (PM—D31:F0)

Table 13-9 shows a small part of the configuration space for PCI Device 31: Function 0. It includes only those registers dedicated for power management. Some of the registers are only used for Legacy Power management schemes.

#### Table 13-9. Power Management PCI Register Address Map (PM—D31:F0)

Offset	Mnemonic	Register Name	Default	Туре
A0h	GEN_PMCON_1	General Power Management Configuration 1	0000h	R/W, R/WO, RO
A2h	GEN_PMCON_2	General Power Management Configuration 2	00h	R/W, R/WC, RO
A4h	GEN_PMCON_3	General Power Management Configuration 3	00h	R/W, R/WC
A6h	GEN_PMCON_LO CK	General Power Management Configuration Lock	00h	RO, R/WLO
A9h	CIR4	Chipset Initialization Register 4	01h	R/W
ABh	BM_BREAK_EN	BM_BREAK_EN	00h	R/W
ACh	PMIR	Power Management Initialization	00000000h	R/W, R/WL
B8-BBh	GPI_ROUT	GPI Route Control	00000000h	R/W



#### **GEN\_PMCON\_1—General PM Configuration 1 Register** 13.8.1.1 (PM-D31:F0)

R/W, RO, R/WO 16-bit Attribute: Offset Address: A0h

Default Value: 0000h Size: ACPI, Legacy Lockable: No Usage:

Power Well: Core

Bit	Description				
15:11	Reserved				
10	BIOS_PCI_EXP_EN—R/W. This bit acts as a global enable for the SCI associated with the PCI Express* ports.  0 = The various PCI Express ports and Processor cannot cause the PCI_EXP_STS bit to go active.  1 = The various PCI Express ports and Processor can cause the PCI_EXP_STS bit to go active.				
9	<b>PWRBTN_LVL</b> —RO. This bit indicates the current state of the PWRBTN# signal. 0 = Low. 1 = High.				
8:5	Reserved				
4	SMI_LOCK—R/WO. When this bit is set, writes to the GLB_SMI_EN bit (PMBASE + 30h, bit 0) will have no effect. Once the SMI_LOCK bit is set, writes of 0 to SMI_LOCK bit will have no effect (that is, once set, this bit can only be cleared by PLTRST#).				
3 (Mobile Only)	Reserved				
3 (Desktop Only)	Pseudo CLKRUN_EN(PSEUDO_CLKRUN_EN)—R/W.  0 = Disable.  1 = Enable internal CLKRUN# logic to allow DMI PLL shutdown. This bit has no impact on state of external CLKRUN# pin.  NOTES:  1.				
2 (Mobile Only)	PCI CLKRUN# Enable (CLKRUN_EN)—R/W.  0 = Disable. PCH drives the CLKRUN# signal low.  1 = Enable CLKRUN# logic to control the system PCI clock using the CLKRUN# and STP_PCI# signals.  NOTES:  1. When the SLP_EN# bit is set, the PCH drives the CLKRUN# signal low regardless of the state of the CLKRUN_EN bit. This ensures that the PCI and LPC clocks continue running during a transition to a sleep state.  2. This bit should be set mutually exclusive with the PSEUDO_CLKRUN_EN bit. Setting CLKRUN_EN in a non-mobile sku could result in unspecified behavior.				
2 (Desktop Only)	Reserved				
1:0	Periodic SMI # Rate Select (PER_SMI_SEL)—R/W. Set by software to control the rate at which periodic SMI# is generated.  00 = 64 seconds 01 = 32 seconds 10 = 16 seconds 11 = 8 seconds				



# 13.8.1.2 GEN\_PMCON\_2—General PM Configuration 2 Register (PM—D31:F0)

Offset Address: A2h Attribute: R/W, RO, R/WC

Default Value: 00h Size: 8-bit

Lockable: No Usage: ACPI, Legacy Power Well: Resume

Bit	Description				
7	DRAM Initialization Bit—R/W. This bit does not effect hardware functionality in any way. BIOS is expected to set this bit prior to starting the DRAM initialization sequence and to clear this bit after completing the DRAM initialization sequence. BIOS can detect that a DRAM initialization sequence was interrupted by a reset by reading this bit during the boot sequence.  • If the bit is 1, then the DRAM initialization was interrupted.				
	<ul> <li>This bit is reset by the assertion of the RSMRST# pin.</li> </ul>				
6	Reserved				
5	<ul> <li>Memory Placed in Self-Refresh (MEM_SR)—RO.</li> <li>If the bit is 1, DRAM should have remained powered and held in Self-Refresh through the last power state transition (that is, the last time the system left S0).</li> <li>This bit is reset by the assertion of the RSMRST# pin.</li> </ul>				
	System Reset Status (SRS)—R/WC. Software clears this bit by writing a 1 to it.  0 = SYS_RESET# button Not pressed.  1 = PCH sets this bit when the SYS_RESET# button is pressed. BIOS is expected to read this bit and clear it, if it is set.				
4	NOTES:  1. This bit is also reset by RSMRST# and CF9h resets.  2. The SYS_RESET# is implemented in the Main power well. This pin must be properly isolated and masked to prevent incorrectly setting this Suspend well status bit.				
	CPU Thermal Trip Status (CTS)—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = This bit is set when PLTRST# is inactive and THRMTRIP# goes active while the system is in an S0 or S1 state.				
3	NOTES:  1. This bit is also reset by RSMRST#, and CF9h resets. It is not reset by the shutdown and reboot associated with the CPUTHRMTRIP# event.  2. The CF9h reset in the description refers to CF9h type core well reset which includes SYS_RST#, PWROK/SYS_PWROK low, SMBus hard reset, TCO Timeout. This type of reset will clear CTS bit.				
2	Minimum SLP_S4# Assertion Width Violation Status—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = Hardware sets this bit when the SLP_S4# assertion width is less than the time programmed in the SLP_S4# Minimum Assertion Width field (D31:F0:Offset A4h:bits 5:4). The PCH begins the timer when SLP_S4# is asserted during S4/S5 entry, or when the RSMRST# input is de-asserted during G3 exit. Note that this bit is functional regardless of the value in the SLP_S4# Assertion Stretch Enable (D31:F0:Offset A4h:bit 3).				
	<b>NOTE:</b> This bit is reset by the assertion of the RSMRST# pin, but can be set in some cases before the default value is readable.				
1	Reserved				



Bit	Description
0	PWROK Failure (PWROK_FLR)—R/WC.
	0 = Software clears this bit by writing a 1 to it, or when the system goes into a G3 state.
	1 = This bit will be set any time PWROK goes low, when the system was in S0, or S1 state.
	<b>NOTE</b> : See Chapter 5.13.10.3 for more details about the PWROK pin functionality.

# 13.8.1.3 GEN\_PMCON\_3—General PM Configuration 3 Register (PM—D31:F0)

Offset Address: A4h Attribute: R/W, R/WC
Default Value: 00h Size: 16-bit
Lockable: No Usage: ACPI, Legacy
Power Well: RTC, SUS

Bit	Description			
15	PME BO S5 Disable (PME_BO_S5_DIS)— R/W. When set to 1, this bit blocks wake events from PME_BO_STS in S5, regardless of the state of PME_BO_EN. When cleared (default), wake events from PME_BO_STS are allowed in S5 if PME_BO_EN = 1.  Wakes from power states other than S5 are not affected by this policy bit. The net effect of setting PME_BO_S5_DIS = '1' is described by the truth table below:  Y = Wake; N = Don't wake; B0 = PME_BO_EN; OV = WOL Enable Override			
15	B0/OV	S1/S3/S4	<b>S</b> 5	
	00	N	N	
	01	N	Y (LAN only)	
	11	Y (all PME B0 sources)	Y (LAN only)	
	10	Y (all PME B0 sources)	N	
	This bit is	cleared by the RTCRST#	pin.	
14	Reserved			
13	WOL Enable Override—R/W.  0 = WOL policies are determined by PMEB0 enable bit and appropriate LAN status bits  1 = Enable integrated LAN to wake the system in S5 only regardless of the value in the PME_B0_EN bit in the GPE0_EN register.  This bit is cleared by the RTCRST# pin.			
12	Disable SLP_S4# Stretching after G3: R/W  0 = Enables stretching on SLP_S4# in conjunction with SLP_S4# Assertion Stretch Enable (bit 3) and the Minimum Assertion Width (bits 5:4)  1 = Disables stretching on SLP_S4# regardless of the state of the SLP_S4# Assertion Stretch Enable (bit 3).  This bit is cleared by the RTCRST# pin.  NOTE: This field is RO when the SLP_Sx# Stretching Policy Lock- Down bit is set.			



Bit	Description			
11:10	SLP_S3# Minimum Assertion Width: R/W This 2-bit value indicates the minimum assertion width of the SLP_S3# signal to ensure that the Main power supplies have been fully power-cycled.  Valid Settings are:  00 = 60-100 us  01 = 1-1.2 ms  10 = 50-50.2 ms  11 = 2-2.0002 s  This bit is cleared by the RSMRST# pin.  NOTE: This field is RO when the SLP_Sx# Stretching Policy Lock-Down bit is set.			
9	General Reset Status (GEN_RST_STS)—R/WC. This bit is set by hardware whenever PLTRST# asserts for any reason other than going into a software-entered sleep state (using PM1CNT.SLP_EN write) or a suspend well power failur (RSMRST# pin assertion). BIOS is expected to consult and then write a 1 to clea this bit during the boot flow before determining what action to take based on PM1_STS.WAK_STS = 1. If GEN_RST_STS = 1, the cold reset boot path should be followed rather than the resume path, regardless of the setting of WAK_STS. This bit is cleared by the RSMRST# pin.			
8	SLP_LAN# Default Value (SLP_LAN_DEFAULT)—R/W. This bit specifies the value to drive on the SLP_LAN# pin when in Sx/Moff and ME FW nor host BIOS has configured SLP_LAN#/GPIO29 as an output. When this bit is set to 1 SLP_LAN# will default to be driven high, when set to 0 SLP_LAN# will default to be driven low. This bit will always determine SLP_LAN# behavior when in S4/S5/Moff after a G3 in S5/Moff after a host partition reset with power down and when in S5/Moff due to an unconditional power down.  This bit is cleared by RTCRST#.			
7:6	SWSMI_RATE_SEL $-$ R/W. This field indicates when the SWSMI timer will time out. Valid values are: $00 = 1.5 \text{ ms} \pm 0.6 \text{ ms}$ $01 = 16 \text{ ms} \pm 4 \text{ ms}$ $10 = 32 \text{ ms} \pm 4 \text{ ms}$ $11 = 64 \text{ ms} \pm 4 \text{ ms}$ These bits are not cleared by any type of reset except RTCRST#.			
5:4	SLP_S4# Minimum Assertion Width—R/W. This field indicates the minimum assertion width of the SLP_S4# signal to ensure that the DRAMs have been safely power-cycled.  Valid values are:  11 = 1 second 10 = 2 seconds 01 = 3 seconds 00 = 4 seconds This value is used in two ways: 1.			



Bit	Description				
3	SLP_S4# Assertion Stretch Enable—R/W.  0 = The SLP_S4# minimum assertion time is 1 to 2 RTCCLK.  1 = The SLP_S4# signal minimally assert for the time specified in bits 5:4 of this register.  This bit is cleared by RTCRST#.  NOTE: This bit is RO when the SLP_S4# Stretching Policy Lock-Down bit is set.				
2	RTC Power Status (RTC_PWR_STS)—R/W. This bit is set when RTCRST# indicates a weak or missing battery. The bit is not cleared by any type of reset. The bit will remain set until the software clears it by writing a 0 back to this bit position.				
1	<ul> <li>Power Failure (PWR_FLR)—R/WC. This bit is in the RTC well, and is not cleared by any type of reset except RTCRST#.</li> <li>0 = Indicates that the trickle current has not failed since the last time the bit was cleared. Software clears this bit by writing a 1 to it.</li> <li>1 = Indicates that the trickle current (from the main battery or trickle supply) was removed or failed.</li> <li>NOTE: Clearing CMOS in a PCH-based platform can be done by using a jumper on RTCRST# or GPI, or using SAFEMODE strap. Implementations should not attempt to clear CMOS by using a jumper to pull VccRTC low.</li> </ul>				
0	AFTERG3_EN—R/W. This bit determines what state to go to when power is reapplied after a power failure (G3 state). This bit is in the RTC well and is only cleared by writes of 06h or 0Eh to CF9h (when the CF9h global reset bit is clear), receiving hard reset command with or without power cycle from SMBus or RTCRST#.  0 = System will return to S0 state (boot) after power is re-applied.  1 = System will return to the S5 state (except if it was in S4, in which case it will return to S4). In the S5 state, the only enabled wake event is the Power Button or any enabled wake event that was preserved through the power failure.				

**NOTE:** RSMRST# is sampled using the RTC clock. Therefore, low times that are less than one RTC clock period may not be detected by the PCH.



## 13.8.1.4 GEN\_PMCON\_LOCK- General Power Management Configuration Lock Register

Offset Address: A6h Attribute: RO, R/WLO Default Value: 00h Size: 8-bit Lockable: No Usage: ACPI

Power Well: Core

Bit	Description			
7:3	Reserved			
2	SLP_S4# Stretching Policy Lock-Down—R/WLO. When set to 1, this bit locks down the SLP_S4# Minimum Assertion Width, the SLP_S4# Assertion Stretch Enable, the Disable SLP_S4# Stretching after G3 and SLP_S4# Assertion Stretch Enable bits in the GEN_PMCON_3 register, making them read-only. This bit becomes locked when a value of 1b is written to it. Writes of 0 to this bit are always ignored.  This bit is cleared by platform reset.			
1	ACPI_BASE_LOCK—R/WLO. When set to 1, this bit locks down the ACPI Base Address Register (ABASE) at offset 40h. The Base Address Field becomes readonly.  This bit becomes locked when a value of 1b is written to it. Writes of 0 to this bit are always ignored. Once locked by writing 1, the only way to clear this bit is to perform a platform reset.			
0	Reserved			

#### 13.8.1.5 Chipset Initialization Register 4 (PM—D31:F0)

Offset Address: A9h Attribute: R/W Default Value: 01h Size: 8-bit

Lockable: No Usage: ACPI, Legacy

Power Well: Core

Bit	Description
7:0	CIR4 Field 1—R/W. BIOS must program this field to 45h.



#### BM\_BREAK\_EN Register (PM—D31:F0) 13.8.1.6

Offset Address: ABh Attribute: R/W Default Value: 00h Size:

8-bit ACPI, Legacy Lockable: No Usage:

Power Well: Core

Bit	Description		
7	STORAGE_BREAK_EN—R/W.  0 = Serial ATA traffic will not act as a break event.  1 = Serial ATA traffic acts as a break event, Serial ATA master activity will cause BM_STS to be set and will cause a break from C3/C4.		
6	PCIE_BREAK_EN—R/W.  0 = PCI Express* traffic will not act as a break event.  1 = PCI Express traffic acts as a break event, PCI Express master activity will cause BM_STS to be set and will cause a break from C3/C4.		
5	PCI_BREAK_EN—R/W.  0 = PCI traffic will not act as a break event.  1 = PCI traffic acts as a break event, PCI master activity will cause BM_STS to be set and will cause a break from C3/C4.		
4:3	Reserved		
2	EHCI_BREAK_EN—R/W.  0 = EHCI traffic will not act as a break event.  1 = EHCI traffic acts as a break event, EHCI master activity will cause BM_STS to be set and will cause a break from C3/C4.		
1	Reserved		
0	HDA_BREAK_EN—R/W.  0 = Intel <sup>®</sup> High Definition Audio traffic will not act as a break event.  1 = Intel <sup>®</sup> High Definition Audio traffic acts as a break event, Intel <sup>®</sup> High Definition Audio master activity will cause BM_STS to be set and will cause a break from C3/C4.		

#### 13.8.1.7 PMIR—Power Management Initialization Register (PM—D31:F0)

Offset Address: ACh Attribute: R/W Default Value: 00000000h Size: 32-bit

Bit	Description				
31:30	PMIR Field 1— R/W. BIOS must program these bits to 11b.  Note: In the manufacturing/debug environments these bits will need to be left as default "00h".				
29:21	Reserved.				
20	CF9h Global Reset (CF9GR)— R/W.  When set, a CF9h write of 6h or Eh will cause a Global reset of both the Host and Intel <sup>®</sup> ME partitions. If this bit is cleared, a CF9h write of 6h or Eh will only reset the host partition. This bit field is not reset by a CF9h reset.				
19:0	PMIR Field 0—R/W. BIOS must program these bits to 00300h.				



## 13.8.1.8 GPIO\_ROUT—GPIO Routing Control Register (PM—D31:F0)

Offset Address: B8h - BBh Attribute: R/W
Default Value: 00000000h Size: 32-bit
Lockable: No Power Well: Resume

Bit	Description				
31:30	GPIO15 Route—R/W. See bits 1:0 for description.				
	Same pattern for GPIO14 through GPIO3				
5:4	4 GPIO2 Route—R/W. See bits 1:0 for description.				
3:2	GPIO1 Route—R/W. See bits 1:0 for description.				
1:0	GPIOO Route—R/W. GPIO can be routed to cause an NMI, SMI# or SCI when the GPIO[n]_STS bit is set. If the GPIO0 is not set to an input, this field has no effect. If the system is in an S1–S5 state and if the GPEO_EN bit is also set, then the GPIO can cause a Wake event, even if the GPIO is NOT routed to cause an NMI, SMI# or SCI. 00 = No effect. 01 = SMI# (if corresponding ALT_GPI_SMI_EN bit is also set) 10 = SCI (if corresponding GPEO_EN bit is also set) 11 = NMI (If corresponding GPI_NMI_EN is also set)				

Note:

GPIOs that are not implemented will not have the corresponding bits implemented in this register.

#### 13.8.2 **APM I/O Decode**

Table 13-10 shows the I/O registers associated with APM support. This register space is enabled in the PCI Device 31: Function 0 space (APMDEC\_EN), and cannot be moved (fixed I/O location).

#### Table 13-10. APM Register Map

Address	Mnemonic	Register Name	Default	Туре
B2h	APM_CNT	Advanced Power Management Control Port	00h	R/W
B3h	APM_STS	Advanced Power Management Status Port	00h	R/W

#### 13.8.2.1 APM\_CNT—Advanced Power Management Control Port Register

I/O Address:B2hAttribute:R/WDefault Value:00hSize:8-bit

Lockable: No Usage: Legacy Only

Power Well: Core

Bit	Description
7:0	Used to pass an APM command between the OS and the SMI handler. Writes to this port not only store data in the APMC register, but also generates an SMI# when the APMC_EN bit is set.



#### 13.8.2.2 APM\_STS—Advanced Power Management Status Port Register

I/O Address:B3hAttribute:R/WDefault Value:00hSize:8-bit

Lockable: No Usage: Legacy Only

Power Well: Core

Bit	Description
7:0	Used to pass data between the OS and the SMI handler. Basically, this is a scratchpad register and is not affected by any other register or function (other than a PCI reset).

#### 13.8.3 Power Management I/O Registers

Table 13-11 shows the registers associated with ACPI and Legacy power management support. These registers are enabled in the PCI Device 31: Function 0 space (PM\_IO\_EN), and can be moved to any I/O location (128-byte aligned). The registers are defined to support the ACPI 3.0a specification, and use the same bit names.

**Note:** All reserved bits and registers will always return 0 when read, and will have no effect

when written.

Table 13-11. ACPI and Legacy I/O Register Map

PMBASE + Offset	Mnemonic	Register Name	ACPI Pointer	Default	Туре
00h-01h	PM1_STS	PM1 Status	PM1a_EVT_BLK	0000h	R/WC
02h-03h	PM1_EN	PM1 Enable	PM1a_EVT_BLK+ 2	0000h	R/W
04h-07h	PM1_CNT	PM1 Control	PM1a_CNT_BLK	00000000h	R/W, WO
08h-0Bh	PM1_TMR	PM1 Timer	PMTMR_BLK	xx000000h	RO
0Ch-1Fh	_	Reserved	_	_	_
20-27h	GPE0_STS	General Purpose Event 0 Status	GPE0_BLK	00000000h	R/WC
28-2Fh	GPE0_EN	General Purpose Event 0 Enables	GPE0_BLK+8	00000000 00000000h	R/W
30h-33h	SMI_EN	SMI# Control and Enable		00000002h	R/W, WO, R/WO
34h-37h	SMI_STS	SMI Status		00000000h	R/WC, RO
38h-39h	ALT_GP_SMI_EN	Alternate GPI SMI Enable		0000h	R/W
3Ah-3Bh	ALT_GP_SMI_STS	Alternate GPI SMI Status		0000h	R/WC
3Ch-3Dh	UPRWC	USB Per-Port Registers Write Control		0000h	R/WC, RO, R/WO
3Eh-41h	_	Reserved	_	_	_
42h	GPE_CNTL	General Purpose Event Control		00h	RO, R/W
43h	_	Reserved	_	_	_
44h-45h	DEVACT_STS	Device Activity Status		0000h	R/WC
46h-4Fh	_	Reserved			
50h	PM2_CNT	PM2 Control	PM2a_CNT_BLK	00h	R/W
51h-5Fh	_	Reserved			
60h-7Fh	_	Reserved for TCO	_	_	_



#### 13.8.3.1 PM1\_STS—Power Management 1 Status Register

PMBASE + 00h I/O Address:

(ACPI PM1a\_EVT\_BLK) Attribute: R/WC

Default Value: 0000h 16-bit Size: ACPI or Legacy

Lockable: No Usage: Power Well: Bits 0-7: Core,

Bits 8-15: Resume, except Bit 11 in RTC

If bit 10 or 8 in this register is set, and the corresponding \_EN bit is set in the PM1\_EN register, then the PCH will generate a Wake Event. Once back in an S0 state (or if already in an SO state when the event occurs), the PCH will also generate an SCI if the SCI\_EN bit is set, or an SMI# if the SCI\_EN bit is not set.

Note: Bit 5 does not cause an SMI# or a wake event. Bit 0 does not cause a wake event but can cause an SMI# or SCI.

Bit	Description		
	<b>Wake Status (WAK_STS)</b> —R/WC. This bit is not affected by hard resets caused by a CF9 write, but is reset by RSMRST#.		
	0 = Software clears this bit by writing a 1 to it. 1 = Set by hardware when the system is in one of the sleep states (using the SLP_EN bit) and an enabled wake event occurs. Upon setting this bit, the PCH will transition the system to the ON state.		
15	If the AFTERG3_EN bit is not set and a power failure (such as removed batteries) occurs without the SLP_EN bit set, the system will return to an S0 state when power returns, and the WAK_STS bit will not be set.		
	If the AFTERG3_EN bit is set and a power failure occurs without the SLP_EN bit having been set, the system will go into an S5 state when power returns, and a subsequent wake event will cause the WAK_STS bit to be set. Note that any subsequent wake event would have to be caused by either a Power Button press, or an enabled wake event that was preserved through the power failure (enable bit in the RTC well).		
	PCI Express Wake Status (PCIEXPWAK_STS)—R/WC.		
	0 = Software clears this bit by writing a 1 to it. If the WAKE# pin is still active during the write or the PME message received indication has not been cleared in the root port, then the bit will remain active (that is, all inputs to this bit are level- sensitive).		
14	1 = This bit is set by hardware to indicate that the system woke due to a PCI Express wakeup event. This wakeup event can be caused by the PCI Express WAKE# pin being active or receipt of a PCI Express PME message at a root port. This bit is set only when one of these events causes the system to transition from a non-S0 system power state to the S0 system power state. This bit is set independent of the state of the PCIEXP_WAKE_DIS bit.		
	<b>NOTE</b> : This bit does not itself cause a wake event or prevent entry to a sleeping state. Thus, if the bit is 1 and the system is put into a sleeping state, the system will not automatically wake.		
13:12	Reserved		
	Power Button Override Status (PWRBTNOR_STS)—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = This bit is set any time a Power Button Override occurs (that is, the power button is		
11	pressed for at least 4 consecutive seconds), due to the corresponding bit in the SMBus slave message, Intel <sup>®</sup> ME Initiated Power Button Override, Intel <sup>®</sup> ME Initiated Host Reset with Power down or due to an internal thermal sensor catastrophic condition. The power button override causes an unconditional transition to the S5 state. The BIOS or SCI handler clears this bit by writing a 1 to		
	it. This bit is not affected by hard resets using CF9h writes, and is not reset by RSMRST#. Thus, this bit is preserved through power failures. Note that if this bit is still asserted when the global SCI_EN is set then an SCI will be generated.		



Bit	Description	
10	RTC Status (RTC_STS)—R/WC. This bit is not affected by hard resets caused by a CF9 write, but is reset by RSMRST#.  0 = Software clears this bit by writing a 1 to it.  1 = Set by hardware when the RTC generates an alarm (assertion of the IRQ8# signal). Additionally if the RTC_EN bit (PMBASE + 02h, bit 10) is set, the setting of the RTC_STS bit will generate a wake event.	
9	ME_STS—R/WC. This bit is set when the Intel <sup>®</sup> Management Engine generates a Non-Maskable wake event, and is not affected by any other enable bit. When this bit is set, the Host Power Management logic wakes to S0.  This bit is only set by hardware and can only be reset by writing a one to this bit position. This bit is not affected by hard resets caused by a CF9 write, but is reset by RSMRST#.	
8	Power Button Status (PWRBTNSTS)—R/WC. This bit is not affected by hard resets caused by a CF9 write.  0 = If the PWRBTN# signal is held low for more than 4 seconds, the hardware clears the PWRBTN_STS bit, sets the PWRBTNOR_STS bit, and the system transitions to the S5 state with only PWRBTN# enabled as a wake event.  This bit can be cleared by software by writing a one to the bit position.  1 = This bit is set by hardware when the PWRBTN# signal is asserted Low, independent of any other enable bit.  In the S0 state, while PWRBTN_EN and PWRBTN_STS are both set, an SCI (or SMI# if SCI_EN is not set) will be generated.  In any sleeping state S1-S5, while PWRBTN_EN (PMBASE + 02h, bit 8) and PWRBTN_STS are both set, a wake event is generated.  NOTE: If the PWRBTN_STS bit is cleared by software while the PWRBTN# signal is sell asserted, this will not cause the PWRBN_STS bit to be set. The PWRBTN# signal must go inactive and active again to set the PWRBTN_STS bit.	
7:6	Reserved	
5	Global Status (GBL _STS)—R/WC.  0 = The SCI handler should then clear this bit by writing a 1 to the bit location.  1 = Set when an SCI is generated due to BIOS wanting the attention of the SCI handler. BIOS has a corresponding bit, BIOS_RLS, which will cause an SCI and set this bit.	
4	Bus Master Status (BM_STS)—R/WC. This bit will not cause a wake event, SCI or SMI#.  0 = Software clears this bit by writing a 1 to it.  1 = Set by the PCH when a PCH-visible bus master requests access to memory or the BM_BUSY# signal is active.	
3:1	Reserved	
0	Timer Overflow Status (TMROF_STS)—R/WC.  0 = The SCI or SMI# handler clears this bit by writing a 1 to the bit location.  1 = This bit gets set any time bit 22 of the 24-bit timer goes high (bits are numbered from 0 to 23). This will occur every 2.3435 seconds. When the TMROF_EN bit (PMBASE + 02h, bit 0) is set, then the setting of the TMROF_STS bit will additionally generate an SCI or SMI# (depending on the SCI_EN).	



#### 13.8.3.2 PM1\_EN—Power Management 1 Enable Register

I/O Address: PMBASE + 02h

(ACPI PM1a\_EVT\_BLK + 2) Attribute: R/W

Default Value: 0000h Size: 16-bit Lockable: No Usage: ACPI or Legacy

Power Well: Bits 0-7: Core,

Bits 0-7: Core, Bits 8-9, 11-15: Resume,

Bit 10: RTC

Bit	Description		
15	Reserved		
14	PCI Express* Wake Disable(PCIEXPWAK_DIS)—R/W. Modification of this bit has no impact on the value of the PCIEXP_WAKE_STS bit.  0 = Inputs to the PCIEXP_WAKE_STS bit in the PM1 Status register enabled to wake the system.  1 = Inputs to the PCIEXP_WAKE_STS bit in the PM1 Status register disabled from waking the system.		
13:11	Reserved		
10	RTC Event Enable (RTC_EN)—R/W. This bit is in the RTC well to allow an RTC event to wake after a power failure. This bit is not cleared by any reset other than RTCRST# or a Power Button Override event.  0 = No SCI (or SMI#) or wake event is generated then RTC_STS (PMBASE + 00h, bit 10) goes active.  1 = An SCI (or SMI#) or wake event will occur when this bit is set and the RTC_STS bit goes active.		
9	Reserved.		
Power Button Enable (PWRBTN_EN)—R/W. This bit is used to enable the PWRBTN_STS bit to generate a power management event (SMI#, SCI) PWRBTN_EN has no effect on the PWRBTN_STS bit (PMBASE + 00h, bit 8) the assertion of the power button. The Power Button is always enabled as event.  0 = Disable. 1 = Enable.			
7:6	Reserved.		
5	Global Enable (GBL_EN)—R/W. When both the GBL_EN and the GBL_STS bit (PMBASE + 00h, bit 5) are set, an SCI is raised.  0 = Disable.  1 = Enable SCI on GBL_STS going active.		
4:1	Reserved.		
0	Timer Overflow Interrupt Enable (TMROF_EN)—R/W. Works in conjunction with the SCI_EN bit (PMBASE + 04h, bit 0) as described below:  TMROF_EN SCI_EN Effect when TMROF_STS is set  0 X No SMI# or SCI		
	1 0 SMI#		
	1 1 SCI		

Default Value:



#### 13.8.3.3 PM1\_CNT—Power Management 1 Control

I/O Address: PMBASE + 04h

(ACPI PM1a\_CNT\_BLK)Attribute:R/W, WO00000000hSize:32-bit

Lockable: No Usage: ACPI or Legacy

Power Well: Bits 0-7: Core, Bits 8-12: RTC,

Bits 8–12: RTC, Bits 13–15: Resume

Bit	Description		
31:14	Reserved.		
13	Sleep Enable (SLP_EN)—WO. Setting this bit causes the system to sequence into the Sleep state defined by the SLP_TYP field.		
	Sleep Type (SLP_TYP)—R/W. This 3-bit field defines the type of Sleep should enter when the SLP_EN bit is set to 1. These bits are only reset		
	Code Master Interrupt		
	000b ON: Typically maps to S0 state.		
	001b Puts CPU in S1 state.		
	010b Reserved		
12:10	011b Reserved		
	100b Reserved		
	101b Suspend-To-RAM. Assert SLP_S3#: Typically maps to S3 sta	ate.	
	Suspend-To-Disk. Assert SLP_S3#, and SLP_S4#: Typically S4 state.	maps to	
	Soft Off. Assert SLP_S3#, SLP_S4#, and SLP_S5#: Typically S5 state.	y maps to	
9:3	Reserved.		
2	Global Release (GBL_RLS)—WO.  0 = This bit always reads as 0.  1 = ACPI software writes a 1 to this bit to raise an event to the BIOS. BIOS software has a corresponding enable and status bits to control its ability to receive ACPI events.		
1	Bus Master Reload (BM_RLD)—R/W. This bit is treated as a scratchpad bit. This bit is reset to 0 by PLTRST#  0 = Bus master requests will not cause a break from the C3 state.  1 = Enables Bus Master requests (internal or external) to cause a break from the C3 state.  If software fails to set this bit before going to C3 state, the PCH will still return to a snoopable state from C3 or C4 states due to bus master activity.		
0	SCI Enable (SCI_EN)—R/W. Selects the SCI interrupt or the SMI# interrupt for various events including the bits in the PM1_STS register (bit 10, 8, 0), and bits in GPE0_STS.  0 = These events will generate an SMI#.  1 = These events will generate an SCI.		



#### 13.8.3.4 PM1\_TMR—Power Management 1 Timer Register

I/O Address: PMBASE + 08h

(ACPI PMTMR\_BLK)

Default Value: xx000000h Size: RO
Lockable: No Usage: ACPI

Power Well: Core

Bit	Description
31:24	Reserved
23:0	Timer Value (TMR_VAL)—RO. Returns the running count of the PM timer. This counter runs off a 3.579545 MHz clock (14.31818 MHz divided by 4). It is reset to 0 during a PCI reset, and then continues counting as long as the system is in the S0 state. After an S1 state, the counter will not be reset (it will continue counting from the last value in S0 state.
	Anytime bit 22 of the timer goes HIGH to LOW (bits referenced from 0 to 23), the TMROF_STS bit (PMBASE + 00h, bit 0) is set. The High-to-Low transition will occur every 2.3435 seconds. If the TMROF_EN bit (PMBASE + 02h, bit 0) is set, an SCI interrupt is also generated.

#### 13.8.3.5 PM1\_TMR—Power Management 1 Timer Register

I/O Address: PMBASE + 08h

(ACPI PMTMR\_BLK)

Default Value: xx000000h Size: RO
Lockable: No Usage: ACPI

Power Well: Core

Bit	Description
31:24	Reserved
23:0	Timer Value (TMR_VAL)—RO. Returns the running count of the PM timer. This counter runs off a 3.579545 MHz clock (14.31818 MHz divided by 4). It is reset to 0 during a PCI reset, and then continues counting as long as the system is in the S0 state. After an S1 state, the counter will not be reset (it will continue counting from the last value in S0 state.
	Anytime bit 22 of the timer goes HIGH to LOW (bits referenced from 0 to 23), the TMROF_STS bit (PMBASE + 00h, bit 0) is set. The High-to-Low transition will occur every 2.3435 seconds. If the TMROF_EN bit (PMBASE + 02h, bit 0) is set, an SCI interrupt is also generated.



### 13.8.3.6 GPE0\_STS—General Purpose Event 0 Status Register

I/O Address: PMBASE + 20h

(ACPI GPEO\_BLK) Attribute: Bits 0:32 R/WC

Bits 33:63 RO

Default Value: 000000000000000 Size: 64-bit Lockable: No Usage: ACPI

Power Well: Resume

This register is symmetrical to the General Purpose Event 0 Enable Register. Unless indicated otherwise below, if the corresponding \_EN bit is set, then when the \_STS bit get set, the PCH will generate a Wake Event. Once back in an S0 state (or if already in an S0 state when the event occurs), the PCH will also generate an SCI if the SCI\_EN bit is set, or an SMI# if the SCI\_EN bit (PMBASE + 04h, bit 0) is not set. Bits 31:16 are reset by a CF9h write; bits 63:32 and 15:0 are not. All are reset by RSMRST#.

Bit	Description
63:36	Reserved.
35	GPIO27_STS— R/WC.  0 = Disable.  1 = Set by hardware and can be reset by writing a one to this bit position or a resume well reset. This bit is set at the level specified in GP27IO_POL. Note that GPIO27 is always monitored as an input for the purpose of setting this bit, regardless of the actual GPIO configuration.,
34:32	Reserved.
31:16	<ul> <li>GPIOn_STS—R/WC.</li> <li>0 = Software clears this bit by writing a 1 to it.</li> <li>1 = These bits are set any time the corresponding GPIO is set up as an input and the corresponding GPIO signal is high (or low if the corresponding GP_INV bit is set). If the corresponding enable bit is set in the GPEO_EN register, then when the GPIO[n]_STS bit is set:</li> <li>If the system is in an S1-S5 state, the event will also wake the system.</li> <li>If the system is in an S0 state (or upon waking back to an S0 state), a SCI will be caused depending on the GPIO_ROUT bits (D31:F0:B8h, bits 31:30) for the corresponding GPI.</li> <li>NOTE: Mapping is as follows: bit 31 corresponds to GPIO[15] and bit 16 corresponds to GPIO[0].</li> </ul>
15:14	Reserved
13	PME_BO_STS—R/WC. This bit will be set to 1 by the PCH when any internal device with PCI Power Management capabilities on bus 0 asserts the equivalent of the PME# signal. Additionally, if the PME_BO_EN bit is set, and the system is in an S0 state, then the setting of the PME_BO_STS bit will generate an SCI (or SMI# if SCI_EN is not set). If the PME_BO_STS bit is set, and the system is in an S1-S4 state (or S5 state due to SLP_TYP and SLP_EN), then the setting of the PME_BO_STS bit will generate a wake event, and an SCI (or SMI# if SCI_EN is not set) will be generated. If the system is in an S5 state due to power button override, then the PME_BO_STS bit will not cause a wake event or SCI.  The default for this bit is 0. Writing a 1 to this bit position clears this bit.  NOTE: HD audio wake events are reported in this bit.  Intel® Management Engine "maskable" wake events are also reported in this bit.
12	Reserved



Bit	Description	
11	PME_STS—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = Set by hardware when the PME# signal goes active. Additionally, if the PME_EN bit is set, and the system is in an S0 state, then the setting of the PME_STS bit will generate an SCI or SMI# (if SCI_EN is not set). If the PME_EN bit is set, and the system is in an S1-S4 state (or S5 state due to setting SLP_TYP and SLP_EN), then the setting of the PME_STS bit will generate a wake event, and an SCI will be generated. If the system is in an S5 state due to power button override or a power failure, then PME_STS will not cause a wake event or SCI.	
10 (Desktop Only)	Reserved	
10 (Mobile Only)	BATLOW_STS—R/WC. (Mobile Only) Software clears this bit by writing a 1 to it.  0 = BATLOW# Not asserted  1 = Set by hardware when the BATLOW# signal is asserted.	
9	<ul> <li>PCI_EXP_STS—R/WC.</li> <li>0 = Software clears this bit by writing a 1 to it.</li> <li>1 = Set by hardware to indicate that:</li> <li>• The PME event message was received on one or more of the PCI Express* ports</li> <li>• An Assert PMEGPE message received from the Processor using DMI</li> <li>NOTES:</li> <li>1. The PCI WAKE# pin has no impact on this bit.</li> <li>2. If the PCI_EXP_STS bit went active due to an Assert PMEGPE message, then a Deassert PMEGPE message must be received prior to the software write for the bit to be cleared.</li> <li>3. If the bit is not cleared and the corresponding PCI_EXP_EN bit is set, the level-triggered SCI will remain active.</li> <li>4. A race condition exists where the PCI Express device sends another PME message because the PCI Express device was not serviced within the time when it must resend the message. This may result in a spurious interrupt, and this is comprehended and approved by the PCI Express* Specification, Revision 1.0a. The window for this race condition is approximately 95-105 milliseconds.</li> </ul>	
RI_STS—R/WC.  8		
7	SMBus Wake Status (SMB_WAK_STS)—R/WC. The SMBus controller can independently cause an SMI# or SCI, so this bit does not need to do so (unlike the other bits in this register). Software clears this bit by writing a 1 to it.  0 = Wake event Not caused by the PCH's SMBus logic.  1 = Set by hardware to indicate that the wake event was caused by the PCH's SMB logic.This bit will be set by the WAKE/SMI# command type, even if the system already awake. The SMI handler should then clear this bit.	



Bit	Description
6	TCOSCI_STS—R/WC. Software clears this bit by writing a 1 to it.  0 = TOC logic or thermal sensor logic did Not cause SCI.  1 = Set by hardware when the TCO logic or thermal sensor logic causes an SCI.
5:3	Reserved
2	SWGPE_STS—R/WC. The SWGPE_CTRL bit (bit 1 of GPE_CTRL reg) acts as a level input to this bit.
1	HOT_PLUG_STS—R/WC.  0 = This bit is cleared by writing a 1 to this bit position.  1 = When a PCI Express* Hot-Plug event occurs. This will cause an SCI if the HOT_PLUG_EN bit is set in the GEPO_EN register.
0	Reserved.

#### 13.8.3.7 GPE0\_EN—General Purpose Event 0 Enables Register

I/O Address: PMBASE + 28h

Power Well: Bits 0-7, 9, 12, 14-63 Resume,

Bits 8, 10-11, 13 RTC

This register is symmetrical to the General Purpose Event 0 Status Register. All the bits in this register should be cleared to 0 based on a Power Button Override or processor Thermal Trip event. The resume well bits are all cleared by RSMRST#. The RTC well bits are cleared by RTCRST#.

Bit	Description
63:36	Reserved.
35	GPIO27_EN—R/W.  0 = Disable.  1 = Enable the setting of the GPIO27_STS bit to generate a wake event/SCI/SMI#.
34:32	Reserved.
31:16	GPIn_EN—R/W. These bits enable the corresponding GPI[n]_STS bits being set to cause a SCI, and/or wake event. These bits are cleared by RSMRST#.  NOTE: Mapping is as follows: bit 31 corresponds to GPIO15 and bit 16 corresponds to GPIO0.
15	Reserved
14	Reserved
13	PME_BO_EN—R/W.  0 = Disable  1 = Enables the setting of the PME_BO_STS bit to generate a wake event and/or an SCI or SMI#. PME_BO_STS can be a wake event from the S1–S4 states, or from S5 (if entered using SLP_TYP and SLP_EN) or power failure, but not Power Button Override. This bit defaults to 0.  NOTE: It is only cleared by Software or RTCRST#. It is not cleared by CF9h writes.
12	Reserved



PME_EN—R/W. 0 = Disable. 1 = Enables the setting of the PME_STS to generate a wake event and/or an SCI. PME# can be a wake event from the S1 - S4 state or from S5 (if entered using SLP_EN, but not power button override).  10 (Desktop Only)  BATLOW_EN—R/W. (Mobile Only) 0 = Disable. 1 = Enables the BATLOW# signal to cause an SMI# or SCI (depending on the SCI_EN bit) when it goes low. This bit does not prevent the BATLOW# signal from inhibiting the wake event.  PCI_EXP_EN—R/W. 0 = Disable SCI generation upon PCI_EXP_STS bit being set. 1 = Enables PCH to cause an SCI when PCI_EXP_STS bit is set. This is used to allow the PCI Express* ports, including the link to the Processor, to cause an SCI due to wake/PME events.  RI_EN—R/W. The value of this bit will be maintained through a G3 state and is not affected by a hard reset caused by a CF9h write. 0 = Disable. 1 = Enables the setting of the RI_STS to generate a wake event.  7 Reserved  TCOSCI_EN—R/W. 0 = Disable. 1 = Enables the setting of the TCOSCI_STS to generate an SCI.  5:3 Reserved  SWGPE_EN— R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input) If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated  HOT_PLUG_EN—R/W. 0 = Disables SCI generation upon the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	Bit	Description
Reserved   BATLOW_EN—R/W. (Mobile Only)   0 = Disable.   1 = Enables the BATLOW# signal to cause an SMI# or SCI (depending on the SCI_EN bit) when it goes low. This bit does not prevent the BATLOW# signal from inhibiting the wake event.   PCI_EXP_EN—R/W.   0 = Disable SCI generation upon PCI_EXP_STS bit being set.   1 = Enables PCH to cause an SCI when PCI_EXP_STS bit is set. This is used to allow the PCI Express* ports, including the link to the Processor, to cause an SCI due to wake/PME events.   RI_EN—R/W. The value of this bit will be maintained through a G3 state and is not affected by a hard reset caused by a CF9h write.   0 = Disable.   1 = Enables the setting of the RI_STS to generate a wake event.   Reserved   TCOSCI_EN—R/W.   0 = Disable.   1 = Enables the setting of the TCOSCI_STS to generate an SCI.   S:3   Reserved   SWGPE_EN—R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input)   If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated   If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated   HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	11	0 = Disable.  1 = Enables the setting of the PME_STS to generate a wake event and/or an SCI.  PME# can be a wake event from the S1 - S4 state or from S5 (if entered using
10 (Mobile Only)  0 = Disable.  1 = Enables the BATLOW# signal to cause an SMI# or SCI (depending on the SCI_EN bit) when it goes low. This bit does not prevent the BATLOW# signal from inhibiting the wake event.  PCI_EXP_EN—R/W.  0 = Disable SCI generation upon PCI_EXP_STS bit being set.  1 = Enables PCH to cause an SCI when PCI_EXP_STS bit is set. This is used to allow the PCI Express* ports, including the link to the Processor, to cause an SCI due to wake/PME events.  RI_EN—R/W. The value of this bit will be maintained through a G3 state and is not affected by a hard reset caused by a CF9h write.  0 = Disable.  1 = Enables the setting of the RI_STS to generate a wake event.  7 Reserved  TCOSCI_EN—R/W.  0 = Disable.  1 = Enables the setting of the TCOSCI_STS to generate an SCI.  5:3 Reserved  SWGPE_EN— R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input)  If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated  HOT_PLUG_EN—R/W.  0 = Disables SCI generation upon the HOT_PLUG_STS bit being set.  1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	(Desktop	Reserved
9	(Mobile	0 = Disable.  1 = Enables the BATLOW# signal to cause an SMI# or SCI (depending on the SCI_EN bit) when it goes low. This bit does not prevent the BATLOW# signal
affected by a hard reset caused by a CF9h write.  0 = Disable. 1 = Enables the setting of the RI_STS to generate a wake event.  7 Reserved  TCOSCI_EN—R/W. 0 = Disable. 1 = Enables the setting of the TCOSCI_STS to generate an SCI.  5:3 Reserved  SWGPE_EN— R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input) If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated  HOT_PLUG_EN—R/W. 0 = Disables SCI generation upon the HOT_PLUG_STS bit being set. 1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	9	0 = Disable SCI generation upon PCI_EXP_STS bit being set.  1 = Enables PCH to cause an SCI when PCI_EXP_STS bit is set. This is used to allow the PCI Express* ports, including the link to the Processor, to cause an SCI due
TCOSCI_EN—R/W.  0 = Disable. 1 = Enables the setting of the TCOSCI_STS to generate an SCI.  5:3 Reserved  SWGPE_EN— R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input)  If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated  HOT_PLUG_EN—R/W.  0 = Disables SCI generation upon the HOT_PLUG_STS bit being set. 1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	8	affected by a hard reset caused by a CF9h write.  0 = Disable.
0 = Disable. 1 = Enables the setting of the TCOSCI_STS to generate an SCI.  5:3 Reserved  SWGPE_EN— R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input)  If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated  HOT_PLUG_EN—R/W.  0 = Disables SCI generation upon the HOT_PLUG_STS bit being set. 1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	7	Reserved
SWGPE_EN— R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input)  If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated  If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated  HOT_PLUG_EN—R/W.  0 = Disables SCI generation upon the HOT_PLUG_STS bit being set.  1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	6	0 = Disable.
bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input)  If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated  HOT_PLUG_EN—R/W.  0 = Disables SCI generation upon the HOT_PLUG_STS bit being set. 1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	5:3	Reserved
0 = Disables SCI generation upon the HOT_PLUG_STS bit being set. 1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.	2	bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input)  If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated  If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an
0 Pasaryad	1	0 = Disables SCI generation upon the HOT_PLUG_STS bit being set. 1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is
U RESERVEU.	0	Reserved.



#### 13.8.3.8 SMI\_EN—SMI Control and Enable Register

I/O Address: PMBASE + 30h Attribute: R/W, R/WO, WO

Default Value: 00000002h Size: 32 bit

Lockable: No Usage: ACPI or Legacy

Power Well: Core

**Note:** This register is symmetrical to the SMI status register.

Bit	Description
	·
31:28	Reserved
27	<b>GPIO_UNLOCK_SMI_EN</b> — R/WO. Setting this bit will cause the Intel <sup>®</sup> PCH to generate an SMI# when the GPIO_UNLOCK_SMI_STS bit is set in the SMI_STS register.
	Once written to 1, this bit can only be cleared by PLTRST#.
26:19	Reserved
18	INTEL_USB2_EN—R/W.  0 = Disable  1 = Enables Intel-Specific USB2 SMI logic to cause SMI#.
17	LEGACY_USB2_EN—R/W.  0 = Disable  1 = Enables legacy USB2 logic to cause SMI#.
16:15	Reserved
	PERIODIC_EN—R/W.
14	0 = Disable.  1 = Enables the PCH to generate an SMI# when the PERIODIC_STS bit (PMBASE + 34h, bit 14) is set in the SMI_STS register (PMBASE + 34h).
13	TCO_EN—R/W.  0 = Disables TCO logic generating an SMI#. Note that if the NMI2SMI_EN bit is set,     SMIs that are caused by re-routed NMIs will not be gated by the TCO_EN bit. Even     if the TCO_EN bit is 0, NMIs will still be routed to cause SMIs.  1 = Enables the TCO logic to generate SMI#.
	NOTE: This bit cannot be written once the TCO_LOCK bit is set.
12	Reserved
11	MCSMI_ENMicrocontroller SMI Enable (MCSMI_EN)—R/W.  0 = Disable.  1 = Enables PCH to trap accesses to the microcontroller range (62h or 66h) and generate an SMI#. Note that "trapped' cycles will be claimed by the PCH on PCI, but not forwarded to LPC.
10:8	Reserved
7	BIOS Release (BIOS_RLS)—WO.  0 = This bit will always return 0 on reads. Writes of 0 to this bit have no effect.  1 = Enables the generation of an SCI interrupt for ACPI software when a one is written to this bit position by BIOS software.  NOTE: GBL_STS being set will cause an SCI, even if the SCI_EN bit is not set.  Software must take great care not to set the BIOS_RLS bit (which causes GBL_STS to be set) if the SCI handler is not in place.



Bit	Description
6	Software SMI# Timer Enable (SWSMI_TMR_EN)—R/W.  0 = Disable. Clearing the SWSMI_TMR_EN bit before the timer expires will reset the timer and the SMI# will not be generated.  1 = Starts Software SMI# Timer. When the SWSMI timer expires (the timeout period depends upon the SWSMI_RATE_SEL bit setting), SWSMI_TMR_STS is set and an SMI# is generated. SWSMI_TMR_EN stays set until cleared by software.
5	APMC_EN—R/W.  0 = Disable. Writes to the APM_CNT register will not cause an SMI#.  1 = Enables writes to the APM_CNT register to cause an SMI#.
4	SLP_SMI_EN—R/W.  0 = Disables the generation of SMI# on SLP_EN. Note that this bit must be 0 before the software attempts to transition the system into a sleep state by writing a 1 to the SLP_EN bit.  1 = A write of 1 to the SLP_EN bit (bit 13 in PM1_CNT register) will generate an SMI#, and the system will not transition to the sleep state based on that write to the SLP_EN bit.
3	LEGACY_USB_EN—R/W.  0 = Disable.  1 = Enables legacy USB circuit to cause SMI#.
2	BIOS_EN—R/W.  0 = Disable.  1 = Enables the generation of SMI# when ACPI software writes a 1 to the GBL_RLS bit (D31:F0:PMBase + 04h:bit 2). Note that if the BIOS_STS bit (D31:F0:PMBase + 34h:bit 2), which gets set when software writes 1 to GBL_RLS bit, is already a 1 at the time that BIOS_EN becomes 1, an SMI# will be generated when BIOS_EN gets set.
1	End of SMI (EOS)—R/W (special). This bit controls the arbitration of the SMI signal to the processor. This bit must be set for the PCH to assert SMI# low to the processor after SMI# has been asserted previously.  0 = Once the PCH asserts SMI# low, the EOS bit is automatically cleared.  1 = When this bit is set to 1, SMI# signal will be de-asserted for 4 PCI clocks before its assertion. In the SMI handler, the processor should clear all pending SMIs (by servicing them and then clearing their respective status bits), set the EOS bit, and exit SMM. This will allow the SMI arbiter to re-assert SMI upon detection of an SMI event and the setting of a SMI status bit.  NOTE: The PCH is able to generate 1st SMI after reset even though EOS bit is not set. Subsequent SMI require EOS bit is set.
0	GBL_SMI_EN—R/W.  0 = No SMI# will be generated by PCH. This bit is reset by a PCI reset event.  1 = Enables the generation of SMI# in the system upon any enabled SMI event.  NOTE: When the SMI_LOCK bit is set, this bit cannot be changed.

Datasheet Datasheet



#### 13.8.3.9 SMI\_STS—SMI Status Register

I/O Address: PMBASE + 34h Attribute: RO, R/WC Default Value: 00000000h Size: 32-bit

Lockable: No Usage: ACPI or Legacy

Power Well: Core

Note:

If the corresponding \_EN bit is set when the \_STS bit is set, the PCH will cause an SMI# (except bits 8–10 and 12, which do not need enable bits since they are logic ORs of other registers that have enable bits). The PCH uses the same GPE0\_EN register (I/O address: PMBase+2Ch) to enable/disable both SMI and ACPI SCI general purpose input events. ACPI OS assumes that it owns the entire GPE0\_EN register per the ACPI specification. Problems arise when some of the general-purpose inputs are enabled as SMI by BIOS, and some of the general purpose inputs are enabled for SCI. In this case ACPI OS turns off the enabled bit for any GPIx input signals that are not indicated as SCI general-purpose events at boot, and exit from sleeping states. BIOS should define a dummy control method which prevents the ACPI OS from clearing the SMI GPE0\_EN bits.

Bit	Description
31:28	Reserved
27	<b>GPIO_UNLOCK_SMI_STS—</b> R/WC. This bit will be set if the GPIO registers lockdown logic is requesting an SMI#. Writing a 1 to this bit position clears this bit to 0.
26	<b>SPI_STS</b> —RO. This bit will be set if the SPI logic is generating an SMI#. This bit is read only because the sticky status and enable bits associated with this function are located in the SPI registers.
25:22	Reserved
21	<b>MONITOR_STS</b> —RO. This bit will be set if the Trap/SMI logic has caused the SMI. This will occur when the processor or a bus master accesses an assigned register (or a sequence of accesses). See Section 10.1.26 through Section 10.1.42 for details on the specific cause of the SMI.
20	PCI_EXP_SMI_STS—RO. PCI Express* SMI event occurred. This could be due to a PCI Express PME event or Hot-Plug event.
19	Reserved
18	INTEL_USB2_STS—RO. This non-sticky read-only bit is a logical OR of each of the SMI status bits in the Intel-Specific USB2 SMI Status Register ANDed with the corresponding enable bits. Additionally, the Port Disable Write Enable SMI is reported in this bit; the specific status bit for this event is contained in the USB Per-Port Registers Write Control Register in this I/O space. This bit will not be active if the enable bits are not set. Writes to this bit will have no effect.  All integrated USB2 Host Controllers are represented with this bit.
17	LEGACY_USB2_STS—RO. This non-sticky read-only bit is a logical OR of each of the SMI status bits in the USB2 Legacy Support Register ANDed with the corresponding enable bits. This bit will not be active if the enable bits are not set. Writes to this bit will have no effect.  All integrated USB2 Host Controllers are represented with this bit.



Bit	Description
16	SMBus SMI Status (SMBUS_SMI_STS)—R/WC. Software clears this bit by writing a 1 to it.  0 = This bit is set from the 64 kHz clock domain used by the SMBus. Software must wait at least 15.63 µs after the initial assertion of this bit before clearing it.  1 = Indicates that the SMI# was caused by:  1. The SMBus Slave receiving a message that an SMI# should be caused, or  2. The SMBALERT# signal goes active and the SMB_SMI_EN bit is set and the SMBALERT_DIS bit is cleared, or  3. The SMBus Slave receiving a Host Notify message and the HOST_NOTIFY_INTREN and the SMB_SMI_EN bits are set, or  4. The PCH detecting the SMLINK_SLAVE_SMI command while in the S0 state.
15	SERIRQ_SMI_STS—RO.  0 = SMI# was not caused by the SERIRQ decoder.  1 = Indicates that the SMI# was caused by the SERIRQ decoder.  NOTE: This is not a sticky bit
14	PERIODIC_STS—R/WC. Software clears this bit by writing a 1 to it.  0 = Software clears this bit by writing a 1 to it.  1 = This bit is set at the rate determined by the PER_SMI_SEL bits. If the PERIODIC_EN bit (PMBASE + 30h, bit 14) is also set, the PCH generates an SMI#.
13	TCO_STS—R/WC. Software clears this bit by writing a 1 to it.  0 = SMI# not caused by TCO logic.  1 = Indicates the SMI# was caused by the TCO logic. Note that this is not a wake event.
12	Device Monitor Status (DEVMON_STS)—RO.  0 = SMI# not caused by Device Monitor.  1 = Set if bit 0 of the DEVACT_STS register (PMBASE + 44h) is set. The bit is not sticky, so writes to this bit will have no effect.
11	<ul> <li>Microcontroller SMI# Status (MCSMI_STS)—R/WC. Software clears this bit by writing a 1 to it.</li> <li>0 = Indicates that there has been no access to the power management microcontroller range (62h or 66h).</li> <li>1 = Set if there has been an access to the power management microcontroller range (62h or 66h) and the Microcontroller Decode Enable #1 bit in the LPC Bridge I/O Enables configuration register is 1 (D31:F0:Offset 82h:bit 11). Note that this implementation assumes that the Microcontroller is on LPC. If this bit is set, and the MCSMI_EN bit is also set, the PCH will generate an SMI#.</li> </ul>
10	GPEO_STS—RO. This bit is a logical OR of the bits in the ALT_GP_SMI_STS register that are also set up to cause an SMI# (as indicated by the GPI_ROUT registers) and have the corresponding bit set in the ALT_GP_SMI_EN register. Bits that are not routed to cause an SMI# will have no effect on this bit.  0 = SMI# was not generated by a GPI assertion.  1 = SMI# was generated by a GPI assertion.
9	GPEO_STS—RO. This bit is a logical OR of the bits 47:32, 14:10, 8, 6:2, and 0 in the GPEO_STS register (PMBASE + 28h) that also have the corresponding bit set in the GPEO_EN register (PMBASE + 2Ch).  0 = SMI# was not generated by a GPEO event.  1 = SMI# was generated by a GPEO event.
8	PM1_STS_REG—RO. This is an ORs of the bits in the ACPI PM1 Status Register (offset PMBASE+00h) that can cause an SMI#.  0 = SMI# was not generated by a PM1_STS event.  1 = SMI# was generated by a PM1_STS event.



Bit	Description
7	Reserved
6	SWSMI_TMR_STS—R/WC. Software clears this bit by writing a 1 to it.  0 = Software SMI# Timer has Not expired.  1 = Set by the hardware when the Software SMI# Timer expires.
5	APM_STS—R/WC. Software clears this bit by writing a 1 to it.  0 = No SMI# generated by write access to APM Control register with APMCH_EN bit set.  1 = SMI# was generated by a write access to the APM Control register with the APMC_EN bit set.
4	SLP_SMI_STS—R/WC. Software clears this bit by writing a 1 to the bit location.  0 = No SMI# caused by write of 1 to SLP_EN bit when SLP_SMI_EN bit is also set.  1 = Indicates an SMI# was caused by a write of 1 to SLP_EN bit when SLP_SMI_EN bit is also set.
3	LEGACY_USB_STS—RO. This bit is a logical OR of each of the SMI status bits in the USB Legacy Keyboard/Mouse Control Registers ANDed with the corresponding enable bits. This bit will not be active if the enable bits are not set.  0 = SMI# was not generated by USB Legacy event.  1 = SMI# was generated by USB Legacy event.
2	BIOS_STS—R/WC.  0 = No SMI# generated due to ACPI software requesting attention.  1 = This bit gets set by hardware when a 1 is written by software to the GBL_RLS bit (D31:F0:PMBase + 04h:bit 2). When both the BIOS_EN bit (D31:F0:PMBase + 30h:bit 2) and the BIOS_STS bit are set, an SMI# will be generated. The BIOS_STS bit is cleared when software writes a 1 to its bit position.
1:0	Reserved

### 13.8.3.10 ALT\_GP\_SMI\_EN—Alternate GPI SMI Enable Register

I/O Address: PMBASE +38h Attribute: R/W Default Value: 0000h Size: 16-bit

Lockable: No Usage: ACPI or Legacy

Power Well: Resume

Bit	Description
15:0	Alternate GPI SMI Enable—R/W. These bits are used to enable the corresponding GPIO to cause an SMI#. For these bits to have any effect, the following must be true.  • The corresponding bit in the ALT_GP_SMI_EN register is set.  • The corresponding GPI must be routed in the GPI_ROUT register to cause an SMI.  • The corresponding GPIO must be implemented.  NOTE: Mapping is as follows: bit 15 corresponds to GPIO15 bit 0 corresponds to GPIO0.



#### 13.8.3.11 ALT\_GP\_SMI\_STS—Alternate GPI SMI Status Register

I/O Address: PMBASE +3Ah Attribute: R/WC Default Value: 0000h Size: 16-bit

ACPI or Legacy Lockable: Usage: No

Power Well: Resume

Bit	Description
15:0	<b>Alternate GPI SMI Status</b> —R/WC. These bits report the status of the corresponding GPIOs.
	0 = Inactive. Software clears this bit by writing a 1 to it.
	1 = Active
	These bits are sticky. If the following conditions are true, then an SMI# will be generated and the GPE0_STS bit set:
	The corresponding bit in the ALT_GPI_SMI_EN register (PMBASE + 38h) is set
	The corresponding GPIO must be routed in the GPI_ROUT register to cause an SMI.
	The corresponding GPIO must be implemented.
	All bits are in the resume well. Default for these bits is dependent on the state of the GPIO pins.

#### 13.8.3.12 UPRWC—USB Per-Port Registers Write Control

PMBASE +3Ch 0000h Attribute: R/WC, R/W, R/WO

I/O Address: Default Value: Size: 16-bit

Lockable: ACPI or Legacy Usage: No

Power Well: Resume

Bit	Description
15:9	Reserved
8	Write Enable Status—R/WC  0 = This bit gets set by hardware when the "Per-Port Registers Write Enable" bit is written from 0 to 1  1 = This bit is cleared by software writing a 1b to this bit location  The setting condition takes precedence over the clearing condition in the event that both occur at once.  When this bit is 1b and bit 0 is 1b, the INTEL_USB2_STS bit is set in the SMI_STS register.
7:1	Reserved
0	Write Enable SMI Enable— R/WO  0 = Disable  1 = Enables the generation of SMI when the Per-Port Registers Write Enable (bit 1) is written from 0 to 1. Once written to 1b, this bit can not be cleared by software.



#### 13.8.3.13 GPE\_CNTL—General Purpose Control Register

I/O Address: PMBASE +42h Attribute: R/W Default Value: 00h Size: 8-bit

Lockable: No Usage: ACPI or Legacy

Power Well: Resume

Bit	Description
8:2	Reserved
2	<b>GPIO27_POL</b> —R/W. This bit controls the polarity of the GPIO27 pin needed to set the GPIO27_STS bit.
	0 = GPIO27 = 0 will set the GPIO27_STS bit. 1 = GPIO27 = 1 will set the GPIO27_STS bit.
1	SWGPE_CTRL— R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit is used by hardware as the level input signal for the SWGPE_STS bit in the GPE0_STS register. When SWGPE_CTRL is 1, SWGPE_STS will be set to 1, and writes to SWGPE_STS with a value of 1 to clear SWGPE_STS will result in SWGPE_STS being set back to 1 by hardware. When SWGPE_CTRL is 0, writes to SWGPE_STS with a value of 1 will clear SWGPE_STS to 0.  This bit is cleared to 0 based on a Power Button Override, CPU Thermal Event as well as by the RSMRST# pin assertion.
0	Reserved.

#### 13.8.3.14 DEVACT\_STS—Device Activity Status Register

I/O Address:PMBASE +44hAttribute:R/WCDefault Value:0000hSize:16-bitLockable:NoUsage:Legacy Only

Power Well: Core

Each bit indicates if an access has occurred to the corresponding device's trap range, or for bits 6:9 if the corresponding PCI interrupt is active. This register is used in conjunction with the Periodic SMI# timer to detect any system activity for legacy power management. The periodic SMI# timer indicates if it is the right time to read the DEVACT\_STS register (PMBASE + 44h).

**Note:** Software clears bits that are set in this register by writing a 1 to the bit position.

Bit	Description
15:13	Reserved
12	<ul> <li>KBC_ACT_STS—R/WC. KBC (60/64h).</li> <li>0 = Indicates that there has been no access to this device I/O range.</li> <li>1 = This device I/O range has been accessed. Clear this bit by writing a 1 to the bit location.</li> </ul>
11:10	Reserved
9	PIRQDH_ACT_STS—R/WC. PIRQ[D or H].  0 = The corresponding PCI interrupts have not been active.  1 = At least one of the corresponding PCI interrupts has been active. Clear this bit by writing a 1 to the bit location.



Bit	Description
8	PIRQCG_ACT_STS—R/WC. PIRQ[C or G].  0 = The corresponding PCI interrupts have not been active.  1 = At least one of the corresponding PCI interrupts has been active. Clear this bit by writing a 1 to the bit location.
7	PIROBF_ACT_STS—R/WC. PIRQ[B or F].  0 = The corresponding PCI interrupts have not been active.  1 = At least one of the corresponding PCI interrupts has been active. Clear this bit by writing a 1 to the bit location.
6	PIRQAE_ACT_STS—R/WC. PIRQ[A or E].  0 = The corresponding PCI interrupts have not been active.  1 = At least one of the corresponding PCI interrupts has been active. Clear this bit by writing a 1 to the bit location.
5:0	Reserved

## 13.8.3.15 PM2\_CNT—Power Management 2 Control

I/O Address:

PMBASE + 50h (ACPI PM2\_CNT\_BLK) Attribute:

R/W 8-bit ACPI Default Value: Ò0h Size: Lockable: No Usage:

Power Well: Core

Bit	Description
7:1	Reserved
0	<b>Arbiter Disable (ARB_DIS)—</b> R/W This bit is a scratchpad bit for legacy software compatibility.



## 13.9 System Management TCO Registers

The TCO logic is accessed using registers mapped to the PCI configuration space (Device 31:Function 0) and the system I/O space. For TCO PCI Configuration registers, see LPC Device 31:Function 0 PCI Configuration registers.

#### TCO Register I/O Map

The TCO I/O registers reside in a 32-byte range pointed to by a TCOBASE value, which is, PMBASE + 60h in the PCI config space. The following table shows the mapping of the registers within that 32-byte range. Each register is described in the following sections.

Table 13-12. TCO I/O Register Address Map

TCOBASE + Offset	Mnemonic	Register Name	Default	Туре
00h-01h	TCO_RLD	TCO Timer Reload and Current Value	0000h	R/W
02h	TCO_DAT_IN	TCO Data In	00h	R/W
03h	TCO_DAT_OUT	TCO Data Out	00h	R/W
04h-05h	TCO1_STS	TCO1 Status	0000h	R/WC, RO
06h-07h	TCO2_STS	TCO2 Status	0000h	R/WC
08h-09h	TCO1_CNT	TCO1 Control	0000h	R/W, R/WLO, R/WC
0Ah-0Bh	TCO2_CNT	TCO2 Control	0008h	R/W
0Ch-0Dh	TCO_MESSAGE1, TCO_MESSAGE2	TCO Message 1 and 2	00h	R/W
0Eh	TCO_WDCNT	Watchdog Control	00h	R/W
0Fh	_	Reserved	_	_
10h	SW_IRQ_GEN	Software IRQ Generation	03h	R/W
11h	_	Reserved	_	_
12h-13h	TCO_TMR	TCO Timer Initial Value	0004h	R/W
14h-1Fh	_	Reserved	_	_

### 13.9.1 TCO\_RLD—TCO Timer Reload and Current Value Register

I/O Address:TCOBASE +00hAttribute:R/WDefault Value:0000hSize:16-bitLockable:NoPower Well:Core

Bit	Description
15:10	Reserved
9:0	TCO Timer Value—R/W. Reading this register will return the current count of the TCO timer. Writing any value to this register will reload the timer to prevent the timeout.



## 13.9.2 TCO\_DAT\_IN—TCO Data In Register

I/O Address:TCOBASE +02hAttribute:R/WDefault Value:00hSize:8-bitLockable:NoPower Well:Core

Bit	Description
7:0	TCO Data In Value—R/W. This data register field is used for passing commands from the OS to the SMI handler. Writes to this register will cause an SMI and set the SW_TCO_SMI bit in the TCO1_STS register (D31:F0:04h).

## 13.9.3 TCO\_DAT\_OUT—TCO Data Out Register

I/O Address:TCOBASE +03hAttribute:R/WDefault Value:00hSize:8-bitLockable:NoPower Well:Core

Bit	Description
7:0	TCO Data Out Value—R/W. This data register field is used for passing commands from the SMI handler to the OS. Writes to this register will set the TCO_INT_STS bit in the TCO_STS register. It will also cause an interrupt, as selected by the TCO_INT_SEL bits.

## 13.9.4 TCO1\_STS—TCO1 Status Register

I/O Address: TCOBASE +04h Attribute: R/WC, RO

Default Value: 2000h 'Size: 16-bit

Lockable: No Power Well: Core

(Except bit 7, in RTC)

Bit	Description
15:14	Reserved
13	TCO_SLVSEL (TCO Slave Select)—RO. This register bit is Read Only by Host and indicates the value of TCO Slave Select Soft Strap. See the PCH Soft Straps section of the SPI Chapter for details.
12	DMI SERR_STS—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = PCH received a DMI special cycle message using DMI indicating that it wants to cause an SERR#. The software must read the Processor to determine the reason for the SERR#.
11	Reserved
10	DMI SMI_STS—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = PCH received a DMI special cycle message using DMI indicating that it wants to cause an SMI. The software must read the Processor to determine the reason for the SMI.
9	<ul> <li>DMI SCI_STS—R/WC.</li> <li>0 = Software clears this bit by writing a 1 to it.</li> <li>1 = PCH received a DMI special cycle message using DMI indicating that it wants to cause an SCI. The software must read the Processor to determine the reason for the SCI.</li> </ul>



Bit	Description		
8	BIOSWR_STS—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = PCH sets this bit and generates and SMI# to indicate an invalid attempt to write to the BIOS. This occurs when either:  a) The BIOSWP bit is changed from 0 to 1 and the BLD bit is also set, or b) any write is attempted to the BIOS and the BIOSWP bit is also set.  NOTE: On write cycles attempted to the 4 MB lower alias to the BIOS space, the BIOSWR_STS will not be set.		
7	NEWCENTURY_STS—R/WC. This bit is in the RTC well.  0 = Cleared by writing a 1 to the bit position or by RTCRST# going active.  1 = This bit is set when the Year byte (RTC I/O space, index offset 09h) rolls over from 99 to 00. Setting this bit will cause an SMI# (but not a wake event).  NOTE: The NEWCENTURY_STS bit is not valid when the RTC battery is first installed (or when RTC power has not been maintained). Software can determine if RTC power has not been maintained by checking the RTC_PWR_STS bit (D31:F0:A4h, bit 2), or by other means (such as a checksum on RTC RAM). If RTC power is determined to have not been maintained, BIOS should set the time to a valid value and then clear the NEWCENTURY_STS bit.  The NEWCENTURY_STS bit may take up to 3 RTC clocks for the bit to be cleared after a 1 is written to the bit to clear it. After writing a 1 to this bit, software should not exit the SMI handler until verifying that the bit has actually been cleared. This will ensure that the SMI is not re-entered.		
6:4	Reserved		
3	TIMEOUT—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = Set by PCH to indicate that the SMI was caused by the TCO timer reaching 0.		
2	TCO_INT_STS—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = SMI handler caused the interrupt by writing to the TCO_DAT_OUT register (TCOBASE + 03h).		
1	SW_TCO_SMI—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = Software caused an SMI# by writing to the TCO_DAT_IN register (TCOBASE + 02h).		
0	NMI 2SMI_STS—RO.  0 = Cleared by clearing the associated NMI status bit.  1 = Set by the PCH when an SMI# occurs because an event occurred that would otherwise have caused an NMI (because NMI2SMI_EN is set).		



# 13.9.5 TCO2\_STS—TCO2 Status Register

I/O Address:TCOBASE +06hAttribute:R/WCDefault Value:0000hSize:16-bitLockable:NoPower Well:Resume

(Except Bit 0, in RTC)

Bit	Description		
15:5	Reserved		
4	SMLink Slave SMI Status (SMLINK_SLV_SMI_STS)—R/WC. Allow the software to go directly into a pre-determined sleep state. This avoids race conditions. Software clears this bit by writing a 1 to it.  0 = The bit is reset by RSMRST#, but not due to the PCI Reset associated with exit from S3-S5 states.  1 = PCH sets this bit to 1 when it receives the SMI message on the SMLink Slave Interface.		
3	Reserved.		
2	BOOT_STS—R/WC.  0 = Cleared by PCH based on RSMRST# or by software writing a 1 to this bit. Note that software should first clear the SECOND_TO_STS bit before writing a 1 to clear the BOOT_STS bit.  1 = Set to 1 when the SECOND_TO_STS bit goes from 0 to 1 and the processor has not fetched the first instruction.  If rebooting due to a second TCO timer timeout, and if the BOOT_STS bit is set, the PCH will reboot using the 'safe' multiplier (1111). This allows the system to recover from a processor frequency multiplier that is too high, and allows the BIOS to check the BOOT_STS bit at boot. If the bit is set and the frequency multiplier is 1111, then the BIOS knows that the processor has been programmed to an invalid multiplier.		
1	<ul> <li>SECOND_TO_STS—R/WC.</li> <li>0 = Software clears this bit by writing a 1 to it, or by a RSMRST#.</li> <li>1 = PCH sets this bit to 1 to indicate that the TIMEOUT bit had been (or is currently) set and a second timeout occurred before the TCO_RLD register was written. If this bit is set and the NO_REBOOT config bit is 0, then the PCH will reboot the system after the second timeout. The reboot is done by asserting PLTRST#.</li> </ul>		
0	Intruder Detect (INTRD_DET)—R/WC.  0 = Software clears this bit by writing a 1 to it, or by RTCRST# assertion.  1 = Set by PCH to indicate that an intrusion was detected. This bit is set even if t system is in G3 state.  NOTES:  1. This bit has a recovery time. After writing a 1 to this bit position (to clear it), t may be read back as a 1 for up 65 microseconds before it is read as a 0. Soft must be aware of this recovery time when reading this bit after clearing it.		



# 13.9.6 TCO1\_CNT—TCO1 Control Register

I/O Address: TCOBASE +08h Attribute: R/W, R/WLO, R/WC

Default Value: 0000h Size: 16-bit Lockable: No Power Well: Core

Bit	Description		
15:13	Reserved		
12	TCO_LOCK—R/WLO. When set to 1, this bit prevents writes from changing the TCO_EN bit (in offset 30h of Power Management I/O space). Once this bit is set to 1, it can not be cleared by software writing a 0 to this bit location. A core-well reset is required to change this bit from 1 to 0. This bit defaults to 0.		
11	TCO Timer Halt (TCO_TMR_HLT)—R/W.  0 = The TCO Timer is enabled to count.  1 = The TCO Timer will halt. It will not count, and thus cannot reach a value that will cause an SMI# or set the SECOND_TO_STS bit. When set, this bit will prevent rebooting and prevent Alert On LAN event messages from being transmitted on the SMLink (but not Alert On LAN* heartbeat messages).		
10	Reserved		
	NMI 2SMI_EN—R/W.  0 = Normal NMI functionality.  1 = Forces all NMIs to instead cause SMIs. The functionality of this bit is dependent upon the settings of the NMI_EN bit and the GBL_SMI_EN bit as detailed in the following table:		
9	NMI_EN	GBL_SMI_EN	Description
	0b	0b	No SMI# at all because GBL_SMI_EN = 0
	0b	1b	SMI# will be caused due to NMI events
	1b	0b	No SMI# at all because GBL_SMI_EN = 0
	1b	1b	No SMI# due to NMI because NMI_EN = 1
8	NMI_NOW—R/WC.  0 = Software clears this bit by writing a 1 to it. The NMI handler is expected to clear this bit. Another NMI will not be generated until the bit is cleared.  1 = Writing a 1 to this bit causes an NMI. This allows the BIOS or SMI handler to force an entry to the NMI handler.		
7:0	Reserved		



# 13.9.7 TCO2\_CNT—TCO2 Control Register

I/O Address:TCOBASE +0AhAttribute:R/WDefault Value:0008hSize:16-bitLockable:NoPower Well:Resume

Bit	Description		
15:6	Reserved		
	OS_POLICY—R/W. OS-based software writes to these bits to select the policy that the BIOS will use after the platform resets due the WDT. The following convention is recommended for the BIOS and OS:		
	00 = Boot normally		
5:4	01 = Shut down		
	10 = Do not load OS. Hold in pre-boot state and use LAN to determine next step		
	11 = Reserved		
	NOTE: These are just scratchpad bits. They should not be reset when the TCO logic resets the platform due to Watchdog Timer.		
	<b>GPIO11_ALERT_DISABLE</b> —R/W. At reset (using RSMRST# asserted) this bit is set and GPIO[11] alerts are disabled.		
3	0 = Enable. 1 = Disable GPIO11/SMBALERT# as an alert source for the heartbeats and the SMBus slave.		
	INTRD_SEL—R/W. This field selects the action to take if the INTRUDER# signal goes active.		
2:1	00 = No interrupt or SMI#		
	01 = Interrupt (as selected by TCO_INT_SEL).		
	10 = SMI		
	11 = Reserved		
0	Reserved		

# 13.9.8 TCO\_MESSAGE1 and TCO\_MESSAGE2 Registers

I/O Address: TCOBASE +0Ch (Message 1)Attribute: R/W

TCOBASE +0Dh (Message 2)

Default Value: 00h Size: 8-bit Lockable: No Power Well: Resume

Bit	Description
7:0	TCO_MESSAGE[n]—R/W. BIOS can write into these registers to indicate its boot progress. The external microcontroller can read these registers to monitor the boot progress.



### 13.9.9 TCO\_WDCNT—TCO Watchdog Control Register

Offset Address: TCOBASE + 0Eh Attribute: R/W Default Value: 00h Size: 8 bits

Power Well: Resume

Bit	Description
7:0	The BIOS or system management software can write into this register to indicate more details on the boot progress. The register will reset to 00h based on a RSMRST# (but not PLTRST#). The external microcontroller can read this register to monitor boot progress.

### 13.9.10 SW\_IRQ\_GEN—Software IRQ Generation Register

Offset Address: TCOBASE + 10h Attribute: R/W Default Value: 03h Size: 8 bits

Power Well: Core

Bit	Description
7:2	Reserved
1	IRQ12_CAUSE—R/W. When software sets this bit to 1, IRQ12 will be asserted. When software sets this bit to 0, IRQ12 will be de-asserted.
0	IRQ1_CAUSE—R/W. When software sets this bit to 1, IRQ1 will be asserted. When software sets this bit to 0, IRQ1 will be de-asserted.

### 13.9.11 TCO\_TMR—TCO Timer Initial Value Register

I/O Address:TCOBASE +12hAttribute:R/WDefault Value:0004hSize:16-bitLockable:NoPower Well:Core

Bit	Description
15:10	Reserved
9:0	TCO Timer Initial Value—R/W. Value that is loaded into the timer each time the TCO_RLD register is written. Values of 0000h or 0001h will be ignored and should not be attempted. The timer is clocked at approximately 0.6 seconds, and thus allows timeouts ranging from 1.2 second to 613.8 seconds. NOTE: The timer has an error of $\pm 1$ tick (0.6 S). The TCO Timer will only count down in the S0 state.



# 13.10 General Purpose I/O Registers

The control for the general purpose I/O signals is handled through a 128-byte I/O space. The base offset for this space is selected by the GPIOBASE register.

Table 13-13. Registers to Control GPIO Address Map

GPIOBASE + Offset	Mnemonic	Register Name	Default	Access
00h-03h	GPIO_USE_SEL	GPIO Use Select	F96BA1FF	R/W
04h-07h	GP_IO_SEL	GPIO Input/Output Select	F6FF6EFFh	R/W
08h-0Bh	_	Reserved	0h	_
0Ch-0Fh	GP_LVL	GPIO Level for Input or Output	02FE0100h R	/W
10h-13h	_	Reserved	0h	_
14h-17h	_	Reserved	0h	_
18h-1Bh	GPO_BLINK	GPIO Blink Enable	00040000h	R/W
1Ch-1Fh	GP_SER_BLINK	GP Serial Blink	00000000h	R/W
20-23h	GP_SB_CMDSTS	GP Serial Blink Command Status	00080000h	R/W
24-27h	GP_SB_DATA	GP Serial Blink Data	00000000h	R/W
28-29h	GPI_NMI_EN	GPI NMI Enable	0000	R/W
2A-2Bh	GPI_NMI_STS	GPI NMI Status	0000	R/WC
2C-2Fh	GPI_INV	GPIO Signal Invert	00000000h	R/W
30h-33h	GPIO_USE_SEL2	GPIO Use Select 2	020300FEh (mobile only) / 020300FFh (Desktop only)	R/W
34h-37h	GP_IO_SEL2	GPIO Input/Output Select 2	1F57FFF4h	R/W
38h-3Bh	GP_LVL2	GPIO Level for Input or Output 2	A4AA0003h R	/W
3Ch-3Fh	_	Reserved	0h	_
40h-43h	GPIO_USE_SEL3	GPIO Use Select 3	0000000h (mobile only)/ 00000100h (desktop only)	R/W
44h-47h	GPIO_SEL3	GPIO Input/Output Select 3	00000F00h	R/W
48h-4Bh	GP_LVL3	GPIO Level for Input or Output 3	00000000h	R/W
4Ch-5Fh —		Reserved	0h	_
60h-63h GF	_R ST_SEL[31:0]	GPIO Reset Select 1	01000000h	R/W
64h-67h	GP_RST_SEL[63:32]	GPIO Reset Select 2	0h	R/W
68h-6Bh	GP_RST_SEL[95:64]	GPIO Reset Select 3	0h	R/W
6Ch-7Fh —		Reserved	0h	_



### 13.10.1 GPIO\_USE\_SEL—GPIO Use Select Register

Offset Address: GPIOBASE + 00h Attribute: R/W Default Value: F96BA1FFh Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:3

Bit	Description		
31:0	GPIO_USE_SEL[31:0]—R/W. Each bit in this register enables the corresponding GPIO (if it exists) to be used as a GPIO, rather than for the native function.  0 = Signal used as native function.  1 = Signal used as a GPIO.  NOTES:  1.		

# 13.10.2 GP\_IO\_SEL—GPIO Input/Output Select Register

Offset Address: GPIOBASE +04h Attribute: R/W Default Value: F6FF6EFFh Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:0	GP_IO_SEL[31:0]—R/W.  When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits have no effect. The value reported in this register is undefined when programmed as native mode.  0 = Output. The corresponding GPIO signal is an output.  1 = Input. The corresponding GPIO signal is an input.  NOTE: GPIO29 can not be configured as an input, must be used as an output in Sx/Moff to configure SLP_LAN#.



### 13.10.3 GP\_LVL—GPIO Level for Input or Output Register

Offset Address: GPIOBASE +0Ch Attribute: R/W Default Value: 02FE0100h Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description		
	<b>GP_LVL[31:0]</b> — R/W. These registers are implemented as dual read/write with dedicated storage each. Write value will be stored in the write register, while read is coming from the read register which will always reflect the value of the pin.		
31:0	If $GPIO[n]$ is programmed to be an output (using the corresponding bit in the $GP\_IO\_SEL$ register), then the corresponding $GP\_LVL[n]$ write register value will drive a high or low value on the output pin. $1 = high$ , $0 = low$ .		
	When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits are stored but have no effect to the pin value. The value reported in this register is undefined when programmed as native mode.  NOTE: Bit 29 setting will be ignored if ME FW is configuring SLP_LAN# behavior.		

### 13.10.4 GPO\_BLINK—GPO Blink Enable Register

Offset Address: GPIOBASE +18h Attribute: R/W Default Value: 00040000h Size: 32-bit

Lockable: No Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
	<b>GP_BLINK[31:0]</b> —R/W. The setting of this bit has no effect if the corresponding GPIO signal is programmed as an input.
	0 = The corresponding GPIO will function normally.
31:0	1 = If the corresponding GPIO is programmed as an output, the output signal will blink at a rate of approximately once per second. The high and low times have approximately 0.5 seconds each. The GP_LVL bit is not altered when this bit is set.
	The value of the corresponding GP_LVL bit remains unchanged during the blink process, and does not effect the blink in any way. The GP_LVL bit is not altered when programmed to blink. It will remain at its previous value.
	These bits correspond to GPIO in the Resume well. These bits revert to the default value based on RSMRST# or a write to the CF9h register (but not just on PLTRST#).

**NOTE**: GPIO18 will blink by default immediately after reset. This signal could be connected to an LED to indicate a failed boot (by programming BIOS to clear GP\_BLINK18 after successful POST).



### 13.10.5 GP\_SER\_BLINK—GP Serial Blink

Offset Address: GPIOBASE +1Ch Attribute: R/W Default Value: 00000000h Size: 32-bit

Lockable: No Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:0	GP_SER_BLINK[31:0]—R/W. The setting of this bit has no effect if the corresponding GPIO is programmed as an input or if the corresponding GPIO has the GPO_BLINK bit set.
	When set to a 0, the corresponding GPIO will function normally.
	When using serial blink, this bit should be set to a 1 while the corresponding GP_IO_SEL bit is set to 1. Setting the GP_IO_SEL bit to 0 after the GP_SER_BLINK bit ensures PCH will not drive a 1 on the pin as an output. When this corresponding bit is set to a 1 and the pin is configured to output mode, the serial blink capability is enabled. The PCH will serialize messages through an open-drain buffer configuration.
	The value of the corresponding GP_LVL bit remains unchanged and does not impact the serial blink capability in any way.
	Writes to this register have no effect when the corresponding pin is configured in native mode and the read value returned is undefined.

# 13.10.6 GP\_SB\_CMDSTS—GP Serial Blink Command Status

Offset Address: GPIOBASE +20h Attribute: R/W, RO Default Value: 00080000h Size: 32-bit Lockable: No Power Well: Core

Bit	Description
31:24	Reserved
23:22	Data Length Select (DLS)—R/W. This field determines the number of bytes to serialize on GPIO  00 = Serialize bits 7:0 of GP_SB_DATA (1 byte)  01 = Serialize bits 15:0 of GP_SB_DATA (2 bytes)  10 = Undefined - Software must not write this value  11 = Serialize bits 31:0 of GP_SB_DATA (4 bytes)  Software should not modify the value in this register unless the Busy bit is clear. Writes to this register have no effect when the corresponding pin is configured in native mode and the read value returned is undefined.
21:16	Data Rate Select (DRS)—R/W. This field selects the number of 120ns time intervals to count between Manchester data transitions. The default of 8h results in a 960 ns minimum time between transitions. A value of 0h in this register produces undefined behavior.  Software should not modify the value in this register unless the Busy bit is clear.
15:9	Reserved
8	<b>Busy</b> —RO. This read-only status bit is the hardware indication that a serialization is in progress. Hardware sets this bit to 1 based on the Go bit being set. Hardware clears this bit when the Go bit is cleared by the hardware.
7:1	Reserved
0	<b>Go—</b> R/W. This bit is set to 1 by software to start the serialization process. Hardware clears the bit after the serialized data is sent. Writes of 0 to this register have no effect. Software should not write this bit to 1 unless the Busy status bit is cleared.



#### **GP\_SB\_DATA—GP Serial Blink Data** 13.10.7

Offset Address: GPIOBASE +24h R/W Attribute: Default Value: 00000000h 32-bit Size: Lockable: No Power Well: Core

Bit	Description
31:0	GP_SB_DATA[31:0]—R/W. This register contains the data serialized out. The number of bits shifted out are selected through the DLS field in the GP_SB_CMDSTS register. This register should not be modified by software when the Busy bit is set.

#### GPI\_NMI\_EN—GPI NMI Enable 13.10.8

Offset Address: GPIOBASE +28h R/W Attribute: Default Value: 00000h Size: 16-bit

Lockable: Power Well: Core for 0:7 No Resume for 8:15

Bit	Description
15:0	GPI_NMI_EN[15:0]. GPI NMI Enable: This bit only has effect if the corresponding GPIO is used as an input and its GPI_ROUT register is being programmed to NMI functionality. When set to 1, it used to allow active-low and active-high inputs (depends on inversion bit) to cause NMI.

#### GPI\_NMI\_STS—GPI NMI Status 13.10.9

Offset Address: GPIOBASE +2Ah Attribute: R/WC Default Value: 00000h Size: 16-bit Lockable: Yes Power Well: Core for 0:7

Resume for 8:15

Bit	Description
15:0	GPI_NMI_STS[15:0]. GPI NMI Status: GPI_NMI_STS[15:0]. GPI NMI Status: This bit is set if the corresponding GPIO is used as an input, and its GPI_ROUT register is being programmed to NMI functionality and also GPI_NMI_EN bit is set when it detects either:  1) active-high edge when its corresponding GPI_INV is configured with value 0.  2) active-low edge when its corresponding GPI_INV is configured with value 1.
	NOTE: Writing value of 1 will clear the bit, while writing value of 0 have no effect.



# 13.10.10 GPI\_INV—GPIO Signal Invert Register

Offset Address: GPIOBASE +2Ch Attribute: R/W Default Value: 00000000h Size: 32-bit

Lockable: No Power Well: Core for 17, 16, 7:0

Bit	Description
31:16	Reserved
15:0	Input Inversion (GP_INV[n])—R/W. This bit only has effect if the corresponding GPIO is used as an input and used by the GPE logic, where the polarity matters. When set to '1', then the GPI is inverted as it is sent to the GPE logic that is using it. This bit has no effect on the value that is reported in the GP_LVL register.  These bits are used to allow both active-low and active-high inputs to cause SMI# or SCI. Note that in the S0 or S1 state, the input signal must be active for at least two PCI clocks to ensure detection by the PCH. In the S3, S4 or S5 states the input signal must be active for at least 2 RTC clocks to ensure detection. The setting of these bits has no effect if the corresponding GPIO is programmed as an output. These bits correspond to GPI that are in the resume well, and will be reset to their default values by RSMRST# or by a write to the CF9h register.  0 = The corresponding GPI_STS bit is set when the PCH detects the state of the input pin to be high.  1 = The corresponding GPI_STS bit is set when the PCH detects the state of the input pin to be low.

# 13.10.11 GPIO\_USE\_SEL2—GPIO Use Select 2 Register

Offset Address: GPIOBASE +30h Attribute: R/W Default Value: 020300FFh (Desktop) Size: 32-bit

020300FEh (Mobile)

Lockable: Yes Power Well: Core for 0:7, 16:23,

Resume for 8:15, 24:31

Bit	Description
	GPIO_USE_SEL2[63:32]— R/W. Each bit in this register enables the corresponding GPIO (if it exists) to be used as a GPIO, rather than for the native function.  0 = Signal used as native function.  1 = Signal used as a GPIO.
	NOTES:
	1. The following bit are always 1 because it is always unMultiplexed: 3, 25. The following bits are unMultiplexed in desktop and are also 1: 0.
21.0	2. If GPIO[n] does not exist, then, the (n-32) bit in this register will always read as
31:0	<ol> <li>0 and writes will have no effect. The following bits are always 0: 29, 30 and 31. The following bit is also not used in mobile and is always 0: 0.</li> <li>3. After a full reset RSMRST# all multiplexed signals in the resume and core wells are configured as their default function. After only a PLTRST#, the GPIOs in the core well are configured as their default function.</li> </ol>
	<ul> <li>4. When configured to GPIO mode, the muxing logic will present the inactive state to native logic that uses the pin as an input.</li> </ul>
	5. Bit 26 is ignored, functionality is configured by bits 9:8 of FLMAPO register.
	This register corresponds to GPIO[63:32]. Bit 0 corresponds to GPIO32 and bit 28 corresponds to GPIO60.

R/W



### 13.10.12 GP\_IO\_SEL2—GPIO Input/Output Select 2 Register

Offset Address: GPIOBASE +34h

Default Value: 1F57FFF4h

Lockable: Yes Power Well: Core for 0:7, 16:23,

Attribute:

Resume for 8:15, 24:31

Bit	Description
31:0	<ul> <li>GP_IO_SEL2[63:32]—R/W.</li> <li>0 = GPIO signal is programmed as an output.</li> <li>1 = Corresponding GPIO signal (if enabled in the GPIO_USE_SEL2 register) is programmed as an input.</li> <li>This register corresponds to GPIO[63:32]. Bit 0 corresponds to GPIO32.</li> </ul>

# 13.10.13 GP\_LVL2—GPIO Level for Input or Output 2 Register

Offset Address: GPIOBASE +38h Attribute: R/W Default Value: A4AA0003h Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23,

Resume for 8:15, 24:31

Bit	Description
31:0	GP_LVL[63:32]—R/W.  These registers are implemented as dual read/write with dedicated storage each. Write value will be stored in the write register, while read is coming from the read register which will always reflect the value of the pin. If GPIO[n] is programmed to be an output (using the corresponding bit in the GP_IO_SEL register), then the corresponding GP_LVL[n] write register value will drive a high or low value on the output pin.  1 = high, 0 = low.  When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits are stored but have no effect to the pin value. The value reported in this register is
	undefined when programmed as native mode. <b>NOTE</b> : This register corresponds to GPIO[63:32]. Bit 0 corresponds to GPIO32.



# 13.10.14 GPIO\_USE\_SEL3—GPIO Use Select 3 Register

Offset Address: GPIOBASE +40h Attribute: R/W Default Value: 00000100h (Desktop) Size: 32-bit

: 00000100h (Desktop) Size: 32-00000000h (Mobile)

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:9	Always 0. No corresponding GPIO.
11:8	<ul> <li>GPIO_USE_SEL3[75:72]— R/W. Each bit in this register enables the corresponding GPIO (if it exists) to be used as a GPIO, rather than for the native function.</li> <li>0 = Signal used as native function.</li> <li>1 = Signal used as a GPIO.</li> <li>NOTES:</li> <li>1. The following bit is always 1 because it is always unMultiplexed: 8</li> <li>2. If GPIO[n] does not exist, then, the (n-32) bit in this register will always read as 0 and writes will have no effect.</li> <li>3. After a full reset RSMRST# all multiplexed signals in the resume and core wells are configured as their default function. After only a PLTRST#, the GPIOs in the core well are configured as their default function.</li> </ul>
	<ul> <li>4. When configured to GPIO mode, the muxing logic will present the inactive state to native logic that uses the pin as an input.</li> <li>This register corresponds to GPIO[95:64]. Bit 0 corresponds to GPIO64 and bit 32 corresponds to GPIO95.</li> </ul>
7:4	Always 0. No corresponding GPIO.
3:0	GPIO_USE_SEL3[67:64]— R/W. Each bit in this register enables the corresponding GPIO (if it exists) to be used as a GPIO, rather than for the native function.  0 = Signal used as native function.  1 = Signal used as a GPIO.  NOTES:  1.
	<ul> <li>are configured as their default function. After only a PLTRST#, the GPIOs in the core well are configured as their default function.</li> <li>3. When configured to GPIO mode, the muxing logic will present the inactive state to native logic that uses the pin as an input.</li> <li>This register corresponds to GPIO[95:64]. Bit 0 corresponds to GPIO64 and bit 32 corresponds to GPIO95.</li> </ul>



# 13.10.15 GP\_IO\_SEL3—GPIO Input/Output Select 3 Register

Offset Address: GPIOBASE +44h Attribute: R/W Default Value: 00000F00 Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:12	Always 0. No corresponding GPIO.
11:8	GPIO_IO_SEL3[75:72]— R/W.  0 = GPIO signal is programmed as an output.  1 = Corresponding GPIO signal (if enabled in the GPIO_USE_SEL3 register) is programmed as an input.  This register corresponds to GPIO[95:64]. Bit 0 corresponds to GPIO64.
7:4	Always 0. No corresponding GPIO.
3:0	GPIO_IO_SEL3[67:64]— R/W.  0 = GPIO signal is programmed as an output.  1 = Corresponding GPIO signal (if enabled in the GPIO_USE_SEL3 register) is programmed as an input.  This register corresponds to GPIO[95:64]. Bit 0 corresponds to GPIO64.

# 13.10.16 GP\_LVL3—GPIO Level for Input or Output 3 Register

Offset Address: GPIOBASE +48h Attribute: R/W Default Value: 00000000h Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description	
31:12	Always 0. No corresponding GPIO.	
11:8	GP_LVL[75:72]— R/W.  These registers are implemented as dual read/write with dedicated storage each. Write value will be stored in the write register, while read is coming from the read register which will always reflect the value of the pin. If GPIO[n] is programmed to be an output (using the corresponding bit in the GP_IO_SEL register), then the corresponding GP_LVL[n] write register value will drive a high or low value on the output pin. 1 = high, 0 = low.	
	When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits are stored but have no effect to the pin value. The value reported in this register is undefined when programmed as native mode.  This register corresponds to GPIO[95:64]. Bit 0 corresponds to GPIO64.	
7:4	Always 0. No corresponding GPIO.	
3:0	GP_LVL[67:64]—R/W.  These registers are implemented as dual read/write with dedicated storage each. Write value will be stored in the write register, while read is coming from the read register which will always reflect the value of the pin. If GPIO[n] is programmed to be an output (using the corresponding bit in the GP_IO_SEL register), then the corresponding GP_LVL[n] write register value will drive a high or low value on the output pin.  1 = high, 0 = low.  When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits are stored but have no effect to the pin value. The value reported in this register is	
	undefined when programmed as native mode.  This register corresponds to GPIO[95:64]. Bit 0 corresponds to GPIO64.	



### 13.10.17 GP\_RST\_SEL1—GPIO Reset Select

Offset Address: GPIOBASE +60h Attribute: R/W Default Value: 01000000h Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description	
31:24	GP_RST_SEL[31:24]—R/W.  0 = Corresponding GPIO registers will be reset by host partition reset, global resets, and straight-to-S5 events such as THRMTRIP# or Power Button Override.  1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.  NOTE: GPIO[24] register bits are not cleared by CF9h reset by default.  NOTE: For a list of causes of host partition and global resets, see Table 5-35.	
23:16	Reserved	
15:8	GP_RST_SEL[15:8]—R/W.  0 = Corresponding GPIO registers will be reset by host partition reset, global resets, and straight-to-S5 events such as THRMTRIP# or Power Button Override.  1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.  NOTE: For a list of causes of host partition and global resets, see Table 5-35.	
7:0	Reserved	

# 13.10.18 GP\_RST\_SEL2—GPIO Reset Select

Offset Address: GPIOBASE +64h Attribute: R/W Default Value: 00000000h Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description	
31:24	GP_RST_SEL[63:56]—R/W.  0 = Corresponding GPIO registers will be reset by host partition reset, global resets, and straight-to-S5 events such as THRMTRIP# or Power Button Override.  1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.  NOTE: For a list of causes of host partition and global resets, see Table 5-35.	
23:16	Reserved	
15:8	GP_RST_SEL[47:40]—R/W.  0 = Corresponding GPIO registers will be reset by host partition reset, global resets, and straight-to-S5 events such as THRMTRIP# or Power Button Override.  1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.  NOTE: For a list of causes of host partition and global resets, see Table 5-35.	
7:0	Reserved	



# 13.10.19 GP\_RST\_SEL3—GPIO Reset Select

Offset Address: GPIOBASE +68h Attribute: R/W Default Value: 00000000h Size: 32-bit

Lockable: Yes Power Well: Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description	
31:12	Reserved	
11:8	GP_RST_SEL[75:72]—R/W.  0 = Corresponding GPIO registers will be reset by host partition reset, global resets, and straight-to-S5 events such as THRMTRIP# or Power Button Override.  1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.  NOTE: For a list of causes of host partition and global resets, see Table 5-35.	
7:0	Reserved	

§ §



# 14 SATA Controller Registers (D31:F2)

# 14.1 PCI Configuration Registers (SATA-D31:F2)

Note: Address locations that are not shown should be treated as Reserved.

All of the SATA registers are in the core well. None of the registers can be locked.

Table 14-1. SATA Controller PCI Register Address Map (SATA-D31:F2) (Sheet 1 of 2)

Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	02B0h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	See register description	See register description
0Ah	SCC	Sub Class Code	See register description	See register description
0Bh	BCC	Base Class Code	01h	RO
0Dh	PMLT	Primary Master Latency Timer	00h	RO
0Eh	HTYPE	Header Type	00h	RO
10h-13h	PCMD_BAR	Primary Command Block Base Address	00000001h	R/W, RO
14h-17h	PCNL_BAR	Primary Control Block Base Address	00000001h	R/W, RO
18h-1Bh	SCMD_BAR	Secondary Command Block Base Address	00000001h	R/W, RO
1Ch-1Fh	SCNL_BAR	Secondary Control Block Base Address	00000001h	R/W, RO
20h-23h	BAR	Legacy Bus Master Base Address	00000001h	R/W, RO
24h-27h	ABAR / SIDPBA	AHCI Base Address / SATA Index Data Pair Base Address	See register description	See register description
2Ch-2Dh	SVID	Subsystem Vendor Identification	0000h	R/WO
2Eh-2Fh	SID	Subsystem Identification	0000h	R/WO
34h	CAP	Capabilities Pointer	80h	RO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
40h-41h	IDE_TIM	Primary IDE Timing Register	0000h	R/W
		•		



Table 14-1. SATA Controller PCI Register Address Map (SATA-D31:F2) (Sheet 2 of 2)

Offset	Mnemonic	Register Name	Default	Туре
42h-43h	IDE_TIM	Secondary IDE Timing Register	0000h	R/W
70h-71h	PID	PCI Power Management Capability ID	See register description	RO
72h-73h	PC	PCI Power Management Capabilities	See register description	RO
74h-75h	PMCS	PCI Power Management Control and Status	See register description	R/W, RO, R/WC
80h-81h	MSICI	Message Signaled Interrupt Capability ID	7005h	RO
82h-83h	MSIMC	Message Signaled Interrupt Message Control	0000h	RO, R/W
84h-87h	MSIMA	Message Signaled Interrupt Message Address	00000000h	RO, R/W
88h-89h	MSIMD	Message Signaled Interrupt Message Data	0000h	R/W
90h	MAP	Address Map	0000h	R/W
92h-93h	PCS	Port Control and Status	0000h	R/W, RO
94h-97h	SCGC	SATA Clock Gating Control	00000000h	R/W
9Ch-9Fh	SCLKGC	SATA Clock General Configuration	00000000h	R/W, R/WO
A0h	SIRI	SATA Indexed Registers Index	00h	R/W
A4h	STRD	SATA Indexed Register Data	XXXXXXXXh	R/W
A8h-ABh	SCAP0	SATA Capability Register 0	0010B012h	RO, R/WO
ACh-AFh	SCAP1	SATA Capability Register 1	00000048h	RO
B0h-B1h	FLRCID	FLR Capability ID	0009h	RO
B2h-B3h	FLRCLV	FLR Capability Length and Version	See register description	R/WO, RO
B4h-B5h	FLRCTRL	FLR Control	0000h	RO, R/W
C0h	ATC	APM Trapping Control	00h	R/W
C4h	ATS	ATM Trapping Status	00h	R/WC
D0h-D3h	SP	Scratch Pad	00000000h	R/W
E0h-E3h	BFCS	BIST FIS Control/Status	00000000h	R/W, R/WC
E4h-E7h	BFTD1	BIST FIS Transmit Data, DW1	00000000h	R/W
E8h-EBh	BFTD2	BIST FIS Transmit Data, DW2	00000000h	R/W

**NOTE**: The PCH SATA controller is not arbitrated as a PCI device, therefore it does not need a master latency timer.



### 14.1.1 VID—Vendor Identification Register (SATA—D31:F2)

Offset Address: 00h-01h Attribute: RO
Default Value: 8086h Size: 16 bit
Lockable: No Power Well: Core

Bit	Description
15:0	<b>Vendor ID</b> —RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

### 14.1.2 DID—Device Identification Register (SATA—D31:F2)

Offset Address: 02h-03h Attribute: RO
Default Value: See bit description Size: 16 bit
Lockable: No Power Well: Core

Bit	t	Description
15:0	0	Device ID—RO. This is a 16-bit value assigned to the PCH SATA controller.  NOTE: The value of this field will change dependent upon the value of the MAP Register. See Section 14.1.30

### 14.1.3 PCICMD—PCI Command Register (SATA–D31:F2)

Address Offset: 04h-05h Attribute: RO, R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	<pre>Interrupt Disable—R/W. This disables pin-based INTx# interrupts. This bit has no effect on MSI operation. 0 = Internal INTx# messages are generated if there is an interrupt and MSI is not     enabled. 1 = Internal INTx# messages will not be generated.</pre>
9	Fast Back to Back Enable (FBE)—RO. Reserved as 0.
8	SERR# Enable (SERR_EN)—RO. Reserved as 0.
7	Wait Cycle Control (WCC)—RO. Reserved as 0.
6	Parity Error Response (PER)—R/W.  0 = Disabled. SATA controller will not generate PERR# when a data parity error is detected.  1 = Enabled. SATA controller will generate PERR# when a data parity error is detected.
5	VGA Palette Snoop (VPS)—RO. Reserved as 0.
4	Postable Memory Write Enable (PMWE)—RO. Reserved as 0.
3	Special Cycle Enable (SCE)—RO. Reserved as 0.
2	<b>Bus Master Enable (BME)</b> —R/W. This bit controls the PCH's ability to act as a PCI master for IDE Bus Master transfers. This bit does not impact the generation of completions for split transaction commands.
1	<b>Memory Space Enable (MSE)</b> —R/W / RO. Controls access to the SATA controller's target memory space (for AHCI). This bit is RO 0 when not in AHCI/RAID modes.
0	<ul> <li>I/O Space Enable (IOSE)—R/W. This bit controls access to the I/O space registers.</li> <li>0 = Disables access to the Legacy or Native IDE ports (both Primary and Secondary) as well as the Bus Master I/O registers.</li> <li>1 = Enable. Note that the Base Address register for the Bus Master registers should be programmed before this bit is set.</li> </ul>



# 14.1.4 PCISTS—PCI Status Register (SATA–D31:F2)

Address Offset: 06h-07h Attribute: R/WC, RO Default Value: 02B0h Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to

the bit has no effect.

Bit	Description
15	Detected Parity Error (DPE)—R/WC.  0 = No parity error detected by SATA controller.  1 = SATA controller detects a parity error on its interface.
14	Signaled System Error (SSE)—RO. Reserved as 0.
13	Received Master Abort (RMA)—R/WC.  0 = Master abort Not generated.  1 = SATA controller, as a master, generated a master abort.
12	Reserved as 0—RO.
11	Signaled Target Abort (STA)—RO. Reserved as 0.
10:9	<b>DEVSEL# Timing Status (DEV_STS)</b> —RO.  01 = Hardwired; Controls the device select time for the SATA controller's PCI interface.
8	Data Parity Error Detected (DPED)—R/WC. For PCH, this bit can only be set on read completions received from the bus when there is a parity error.  1 = SATA controller, as a master, either detects a parity error or sees the parity error line asserted, and the parity error response bit (bit 6 of the command register) is set.
7	Fast Back to Back Capable (FB2BC)—RO. Reserved as 1.
6	User Definable Features (UDF)—RO. Reserved as 0.
5	66MHz Capable (66MHZ_CAP)—RO. Reserved as 1.
4	<b>Capabilities List (CAP_LIST)</b> —RO. This bit indicates the presence of a capabilities list. The minimum requirement for the capabilities list must be PCI power management for the SATA controller.
3	<pre>Interrupt Status (INTS)—RO. Reflects the state of INTx# messages, IRQ14 or IRQ15. 0 = Interrupt is cleared (independent of the state of Interrupt Disable bit in the         command register [offset 04h]). 1 = Interrupt is to be asserted</pre>
2:0 Reserved	



# 14.1.5 RID—Revision Identification Register (SATA—D31:F2)

Offset Address: 08h Attribute: RO
Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

# 14.1.6 PI—Programming Interface Register (SATA–D31:F2)

#### 14.1.6.1 When Sub Class Code Register (D31:F2:Offset 0Ah) = 01h

Address Offset: 09h Attribute: R/W, RO Default Value: See bit description Size: 8 bits

Bit	Description	
7	This read-only bit is a 1 to indicate that the PCH supports bus master operation	
6:4	Reserved. Will always return 0.	
3	Secondary Mode Native Capable (SNC)—RO.  0 = Secondary controller only supports legacy mode.  1 = Secondary controller supports both legacy and native modes.  When MAP.MV (D31:F2:Offset 90:bits 1:0) is any value other than 00b, this bit reports as a 0. When MAP.MV is 00b, this bit reports as a 1.	
2	Secondary Mode Native Enable (SNE)—R/W.  Determines the mode that the secondary channel is operating in.  0 = Secondary controller operating in legacy (compatibility) mode  1 = Secondary controller operating in native PCI mode.  When MAP.MV (D31:F2:Offset 90:bits 1:0) is any value other than 00b, this bit is read-only (RO). When MAP.MV is 00b, this bit is read/write (R/W).  If this bit is set by software, then the PNE bit (bit 0 of this register) must also be set by software. While in theory these bits can be programmed separately, such a configuration is not supported by hardware.	
1	Primary Mode Native Capable (PNC)—RO.  0 = Primary controller only supports legacy mode.  1 = Primary controller supports both legacy and native modes.  When MAP.MV (D31:F2:Offset 90:bits 1:0) is any value other than 00b, this bit reports as a 0. When MAP.MV is 00b, this bit reports as a 1.	
0	Primary Mode Native Enable (PNE)—R/W.  Determines the mode that the primary channel is operating in.  0 = Primary controller operating in legacy (compatibility) mode.  1 = Primary controller operating in native PCI mode.  If this bit is set by software, then the SNE bit (bit 2 of this register) must also be set by software simultaneously.	



#### 14.1.6.2 When Sub Class Code Register (D31:F2:Offset 0Ah) = 04h

Address Offset: 09h Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Interface (IF)—RO. When configured as RAID, this register becomes read only 0.

#### 14.1.6.3 When Sub Class Code Register (D31:F2:Offset 0Ah) = 06h

Address Offset: 09h Attribute: RO Default Value: 01h Size: 8 bits

Bit	Description
	Interface (IF)—RO.
	Indicates the SATA Controller supports AHCI, rev 1.2.

### 14.1.7 SCC—Sub Class Code Register (SATA–D31:F2)

Address Offset: 0Ah Attribute: RO
Default Value: See bit description Size: 8 bits

Bit		Description
	Sub Class Code (SCC) This field specifies the sub-clas PCH Only:	s code of the controller, per the table below:
	SCC Register Attribute	SCC Register Value
	RO	01h (IDE Controller)
	PCH Mobile Only:	
	MAP.SMS (D31:F2:Offset 90h:bit 7:6)	SCC Register Value
7:0	00b	01h (IDE Controller)
	01b	06h (AHCI Controller)
	Intel <sup>®</sup> Rapid Storage Technolog	gy Enabled PCH components Only:
	MAP.SMS (D31:F2:Offset 90h:bit 7:6)	SCC Default Register Value
	00b	01h (IDE Controller)
	01b	06h (AHCI Controller)
	10b	04h (RAID Controller)



# 14.1.8 BCC—Base Class Code Register (SATA-D31:F2SATA-D31:F2)

Address Offset: 0Bh Attribute: RO Default Value: 01h Size: 8 bits

Bit	Description
7:0	Base Class Code (BCC)—RO.
	01h = Mass storage device

# 14.1.9 PMLT—Primary Master Latency Timer Register (SATA–D31:F2)

Address Offset: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Master Latency Timer Count (MLTC)—RO.  00h = Hardwired. The SATA controller is implemented internally, and is not arbitrated as a PCI device, so it does not need a Master Latency Timer.

# 14.1.10 HTYPE—Header Type (SATA–D31:F2)

Address Offset: 0Eh Attribute: RO
Default Value: 00h Size: 8 bits

Bit	Description	
7	Multi-function Device (MFD)—RO. Indicates this SATA controller is not part of a multifunction device.	
6:0	Header Layout (HL)—RO. Indicates that the SATA controller uses a target device layout.	

# 14.1.11 PCMD\_BAR—Primary Command Block Base Address Register (SATA-D31:F2)

Address Offset: 10h-13h Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address</b> —R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

NOTE: This 8-byte I/O space is used in native mode for the Primary Controller's Command Block.



# 14.1.12 PCNL\_BAR—Primary Control Block Base Address Register (SATA-D31:F2)

Address Offset: 14h-17h Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Bit	Description	
31:16	Reserved	
15:2	Base Address—R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).	
1	Reserved	
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.	

NOTE: This 4-byte I/O space is used in native mode for the Primary Controller's Command Block.

# 14.1.13 SCMD\_BAR—Secondary Command Block Base Address Register (IDE D31:F1)

Address Offset: 18h-1Bh Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	Base Address—R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

**NOTE**: This 4-byte I/O space is used in native mode for the Secondary Controller's Command Block.

# 14.1.14 SCNL\_BAR—Secondary Control Block Base Address Register (IDE D31:F1)

Address Offset: 1Ch-1Fh Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:2	Base Address—R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

NOTE: This 4-byte I/O space is used in native mode for the Secondary Controller Command Block.



# 14.1.15 BAR—Legacy Bus Master Base Address Register (SATA–D31:F2)

Address Offset: 20h-23h Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

The Bus Master IDE interface function uses Base Address register 5 to request a 16-byte I/O space to provide a software interface to the Bus Master functions. Only 12 bytes are actually used (6 bytes for primary, 6 bytes for secondary). Only bits [15:4] are used to decode the address.

Bit	Description
31:16	Reserved
15:5	Base Address—R/W. This field provides the base address of the I/O space (16 consecutive I/O locations).
4	<b>Base</b> — R/W / RO. When SCC is 01h, this bit will be R/W resulting in requesting 16B of I/O space. When SCC is not 01h, this bit will be Read Only 0, resulting in requesting 32B of I/O space.
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

# 14.1.16 ABAR/SIDPBA1—AHCI Base Address Register/Serial ATA Index Data Pair Base Address (SATA-D31:F2)

When the programming interface is not IDE (that is, SCC is not 01h), this register is named ABAR. When the programming interface is IDE, this register becomes SIDPBA.

Note that hardware does not clear those BA bits when switching from IDE component to non-IDE component or vice versa. BIOS is responsible for clearing those bits to 0 since the number of writable bits changes after component switching (as indicated by a change in SCC). In the case, this register will then have to be re-programmed to a proper value.

#### 14.1.16.1 When SCC is not 01h

When the programming interface is not IDE, the register represents a memory BAR allocating space for the AHCI memory registers defined in Section 14.4.

Address Offset: 24-27h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:11	Base Address (BA)—R/W. Base address of register memory space (aligned to 1 KB)
10:4	Reserved
3	Prefetchable (PF)—RO. Indicates that this range is not pre-fetchable
2:1	<b>Type (TP)—</b> RO. Indicates that this range can be mapped anywhere in 32-bit address space.
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 0 to indicate a request for register memory space.

#### NOTE:

The ABAR register must be set to a value of 0001\_0000h or greater.



#### 14.1.16.2 When SCC is 01h

When the programming interface is IDE, the register becomes an I/O BAR allocating 16 bytes of I/O space for the I/O-mapped registers defined in Section 14.2. Note that although 16 bytes of locations are allocated, only 8 bytes are used as SINDX and SDATA registers; with the remaining 8 bytes preserved for future enhancement.

Address Offset: 24h–27h Attribute: R/WO Default Value: 0000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:4	Base Address (BA)—R/W. Base address of the I/O space.
3:1	Reserved
0	Resource Type Indicator (RTE)—RO. Indicates a request for I/O space.

# 14.1.17 SVID—Subsystem Vendor Identification Register (SATA–D31:F2)

Address Offset:2Ch-2DhAttribute:R/WODefault Value:0000hSize:16 bitsLockable:NoPower Well:Core

Function Level Reset: No

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)—</b> R/WO. Value is written by BIOS. No hardware action taken on this value.

#### 14.1.18 SID—Subsystem Identification Register (SATA–D31:F2)

Address Offset:2Eh-2FhAttribute:R/WODefault Value:0000hSize:16 bitsLockable:NoPower Well:Core

Function Level Reset: No

Bit	Description
15:0	<b>Subsystem ID (SID)</b> —R/WO. Value is written by BIOS. No hardware action taken on this value.

#### 14.1.19 CAP—Capabilities Pointer Register (SATA-D31:F2)

Address Offset: 34h Attribute: RO
Default Value: 80h Size: 8 bits

Bit	Description
	<b>Capabilities Pointer (CAP_PTR)</b> —RO. Indicates that the first capability pointer offset is 80h. This value changes to 70h if the Sub Class Code (SCC) (Dev 31:F2:0Ah) is configure as IDE mode (value of 01).



#### 14.1.20 INT\_LN—Interrupt Line Register (SATA–D31:F2)

Address Offset: 3Ch Attribute: R/W Default Value: 00h Size: 8 bits

Function Level Reset:No

Bit	Description
7:0	Interrupt Line—R/W. This field is used to communicate to software the interrupt line that the interrupt pin is connected to.
	Interrupt Line register is not reset by FLR.

#### 14.1.21 INT\_PN—Interrupt Pin Register (SATA-D31:F2)

Address Offset: 3Dh Attribute: RO
Default Value: See Register Description Size: 8 bits

Bit	Description
7:0	Interrupt Pin—RO. This reflects the value of D31IP.SIP (Chipset Config Registers:Offset 3100h:bits 11:8).

### 14.1.22 IDE\_TIM—IDE Timing Register (SATA-D31:F2)

Address Offset: Primary: 40h-41h Attribute: R/W Secondary: 42h-43h

Default Value: 0000h Size: 16 bits

Bit	Description
15	IDE Decode Enable (IDE)—R/W. Individually enable/disable the Primary or Secondary decode.
	0 = Disable. 1 = Enables the PCH to decode the associated Command Blocks (1F0–1F7h for primary, 170–177h for secondary) and Control Block (3F6h for primary and 376h for secondary).
	This bit effects the IDE decode ranges for both legacy and native-Mode decoding.
	<b>NOTE:</b> This bit affects SATA operation in both combined and non-combined ATA modes. See Section 5.16 for more on ATA modes of operation.
14:0	Reserved

# 14.1.23 PID—PCI Power Management Capability Identification Register (SATA–D31:F2)

Address Offset: 70h-71h Attribute: RO Default Value: XX01h Size: 16 bits

Bits	Description
15:8	Next Capability (NEXT)—RO.  B0h—if SCC = 01h (IDE mode) indicating next item is FLR capability pointer.  A8h—for all other values of SCC to point to the next capability structure.
7:0	Capability ID (CID)—RO. Indicates that this pointer is a PCI power management.



# 14.1.24 PC—PCI Power Management Capabilities Register (SATA-D31:F2)

Address Offset: 72h-73h Attribute: RO Default Value: x003h Size: 16 bits

Bits	Description
	PME Support (PME_SUP)—RO.
15:11	00000 = If SCC = 01h, indicates no PME support in IDE mode.
	01000 = If SCC is not 01h, in a non-IDE mode, indicates PME# can be generated from the D3 <sub>HOT</sub> state in the SATA host controller.
10	D2 Support (D2_SUP)—RO. Hardwired to 0. The D2 state is not supported
9	D1 Support (D1_SUP)—RO. Hardwired to 0. The D1 state is not supported
8:6	<b>Auxiliary Current (AUX_CUR)</b> —RO. PME# from D3 <sub>COLD</sub> state is not supported, therefore this field is 000b.
5	<b>Device Specific Initialization (DSI)</b> —RO. Hardwired to 0 to indicate that no device-specific initialization is required.
4	Reserved
3	PME Clock (PME_CLK)—RO. Hardwired to 0 to indicate that PCI clock is not required to generate PME#.
2:0	<b>Version (VER)</b> —RO. Hardwired to 011 to indicates support for Revision 1.2 of the PCI Power Management Specification.



# 14.1.25 PMCS—PCI Power Management Control and Status Register (SATA–D31:F2)

Address Offset: 74h-75h Attribute: R/W, R/WC Default Value: xx08h Size: 16 bits

Function Level Reset: No (Bits 8 and 15)

Bits	Description
	<b>PME Status (PMES)</b> —R/WC. Bit is set when a PME event is to be requested, and if this bit and PMEE is set, a PME# will be generated from the SATA controller
15	NOTE: Whenever SCC = 01h, hardware will automatically change the attribute of this bit to RO 0. Software is advised to clear PMEE and PMES together prior to changing SCC thru MAP.SMS.
	This bit is not reset by Function Level Reset.
14:9	Reserved
	<b>PME Enable (PMEE)</b> —R/W. When set, the SATA controller generates PME# form D3 <sub>HOT</sub> on a wake event.
8	NOTE: Whenever SCCSCC = 01h, hardware will automatically change the attribute of this bit to RO 0. Software is advised to clear PMEE and PMES together prior to changing SCC thru MAP.SMS.
	This bit is not reset by Function Level Reset.
7:4	Reserved
	<b>No Soft Reset (NSFRST)</b> —RO. These bits are used to indicate whether devices transitioning from D3 <sub>HOT</sub> state to D0 state will perform an internal reset.
	0 = Device transitioning from D3 <sub>HOT</sub> state to D0 state perform an internal reset.
3	$1 = $ Device transitioning from D3 $_{HOT}$ state to D0 state do not perform an internal reset. Configuration content is preserved. Upon transition from the D3 $_{HOT}$ state to D0 state initialized state, no additional operating system intervention is required to preserve configuration context beyond writing to the PowerState bits.
	Regardless of this bit, the controller transition from $D3_{HOT}$ state to D0 state by asystem or bus segment reset will return to the state D0 uninitialized with only PME context preserved if PME is supported and enabled.
2	Reserved
1:0	Power State (PS)—R/W. These bits are used both to determine the current power state of the SATA controller and to set a new power state.  00 = D0 state  11 = D3 <sub>HOT</sub> state
	When in the D3 <sub>HOT</sub> state, the controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked.



# 14.1.26 MSICI—Message Signaled Interrupt Capability Identification (SATA–D31:F2)

Address Offset: 80h-81h Attribute: RO Default Value: 7005h Size: 16 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when

AHCI is not enabled. Prior to switching from AHCI to IDE mode, software must make

sure that MSI is disabled.

Bits	Description
15:8	<b>Next Pointer (NEXT)</b> —RO. Indicates the next item in the list is the PCI power management pointer.
7:0	Capability ID (CID)—RO. Capabilities ID indicates MSI.

# 14.1.27 MSIMC—Message Signaled Interrupt Message Control (SATA–D31:F2)

Address Offset: 82h-83h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make

sure that MSI is disabled.

Bits	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> —RO. Capable of generating a 32-bit message only.



Bits	Description					
	Multiple Message Enable (MME)—R/W.  = 000 (and MSIE is set), a single MSI message will be generated for all SATA ports, and bits [15:0] of the message vector will be driven from MD[15:0].  For 6 port components:					
	ММЕ	Value Driven on MSI Memory Write				
		Bits[15:3]	Bit[2]	Bit[1]	Bit[0]	
	000, 001, 010	MD[15:3]	MD[2]	MD[1]	MD[0]	
	100	MD[15:3]	Port 0: 0 Port 1: 0 Port 2: 0 Port 3: 0 Port 4: 1 Port 5: 1	Port 0: 0 Port 1: 0 Port 2: 1 Port 3: 1 Port 4: 0 Port 5: 0	Port 0: 0 Port 1: 1 Port 2: 0 Port 3: 1 Port 4: 0 Port 5: 1	
6:4	For 4 port o	components:				_
	ММЕ	Value Driven on MSI Memory Write				
		Bits[15:3]	Bit[2]	Bit[1]	Bit[0]	
	000, 001, 010	MD[15:3]	MD[2]	MD[1]	MD[0]	
	100	MD[15:3]	Port 0: 0 Port 1: 0 Port 4: 1 Port 5: 1	Port 0: 0 Port 1: 0 Port 2: 0 Port 3: 0	Port 0: 0 Port 1: 1 Port 2: 0 Port 3: 1	
	Values '011b' to '111b' are reserved. If this field is set to one of these reserved values, the results are undefined.  NOTE: The CCC interrupt is generated on unimplemented port (AHCI PI register bit equal to 0). If CCC interrupt is disabled, no MSI shall be generated for the port dedicated to the CCC interrupt. When CCC interrupt occurs, MD[2:0] is dependant on CCC_CTL.INT (in addition to MME).					
3:1	Multiple Message Capable (MMC)—RO. Indicates the number of interrupt messages supported by the PCH SATA controller.  000 = 1 MSI Capable (When SCC bit is set to 01h. MSI is not supported in IDE mode)  100 = 8 MSI Capable					
	not used to ger	MSIE)—R/W /RO. If set, nerate interrupts. This bi 01h. Note that CMD.ID	it is RW when S	SC.SCC is not (		
0	of mess	re must clear this bit to ( ages allocated in the MI to 'O' when operating ir	MC field. Softw	are must also	make sure this	



# 14.1.28 MSIMA— Message Signaled Interrupt Message Address (SATA-D31:F2)

Address Offset: 84h-87h Attribute: R/W Default Value: 00000000h Size: 32 bits

Note:

There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
31:2	Address (ADDR)—R/W. Lower 32 bits of the system specified message address, always DWORD aligned.
1:0	Reserved

# 14.1.29 MSIMD—Message Signaled Interrupt Message Data (SATA–D31:F2)

Address Offset: 88h-89h Attribute: R/W Default Value: 0000h Size: 16 bits

Note:

There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
15:0	Data (DATA)—R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word of the data bus of the MSI memory write transaction. Note that when the MME field is set to '001' or '010', bit [0] and bits [1:0] respectively of the MSI memory write transaction will be driven based on the source of the interrupt rather than from MD[2:0]. See the description of the MME field.



# 14.1.30 MAP—Address Map Register (SATA-D31:F2)

Address Offset: 90h Attribute: R/W, R/WO Default Value: 0000h Size: 16 bits

Function Level Reset: No (Bits 7:5 and 13:8 only)

Bits	Description	
15:8	Reserved	
7:6	SATA Mode Select (SMS)—R/W. Software programs these bits to control the mode in which the SATA Controller should operate:  00b = IDE mode 01b = AHCI mode 10b = RAID mode 11b = Reserved NOTES:  1. The SATA Function Device ID will change based on the value of this register. 2. When switching from AHCI or RAID mode to IDE mode, a 2 port SATA controller (Device 31, Function 5) will be enabled. 3. AHCI mode may only be selected when MV = 00 4. RAID mode may only be selected when MV = 00 5. Programming these bits with values that are invalid (such as, selecting RAID when in combined mode) will result in indeterministic behavior by the HW 6. SW shall not manipulate SMS during runtime operation; that is, the OS will not do this. The BIOS may choose to switch from one mode to another during POST.	
5	<ul> <li>SATA Port-to-Controller Configuration (SC)—R/W. This bit changes the number of SATA ports available within each SATA Controller.</li> <li>0 = Up to 4 SATA ports are available for Controller 1 (Device 31 Function 2) with ports [3:0] and up to 2 SATA ports are available for Controller 2 (Device 31 Function 5) with ports [5:4].</li> <li>1 = Up to 6 SATA ports are available for Controller 1 (Device 31 Function 2) with ports [5:0] and no SATA ports are available for Controller 2 (Device 31 Function 5).</li> <li>NOTE: This bit should be set to 1 in AHCI/RAID mode. This bit is not reset by Function Level Reset.</li> </ul>	
4:2	Reserved.	
1:0	Map Value (MV)—RO. Reserved	



#### 14.1.31 PCS—Port Control and Status Register (SATA–D31:F2)

Address Offset: 92h-93h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Function Level Reset: No

By default, the SATA ports are set to the disabled state (bits [5:0] = 0). When enabled by software, the ports can transition between the on, partial, and slumber states and can detect devices. When disabled, the port is in the "off" state and cannot detect any devices.

If an AHCI-aware or RAID enabled operating system is being booted, then system BIOS shall insure that all supported SATA ports are enabled prior to passing control to the OS. Once the AHCI aware OS is booted it becomes the enabling/disabling policy owner for the individual SATA ports. This is accomplished by manipulating a port's PxSCTL and PxCMD fields. Because an AHCI or RAID aware OS will typically not have knowledge of the PxE bits and because the PxE bits act as master on/off switches for the ports, preboot software must insure that these bits are set to 1 prior to booting the OS, regardless as to whether or not a device is currently on the port.

Bits	Description
15	OOB Retry Mode (ORM)—RW.  0 = The SATA controller will not retry after an OOB failure  1 = The SATA controller will continue to retry after an OOB failure until successful (infinite retry)
14	Reserved.
13	Port 5 Present (P5P)—RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P5E. This bit is not cleared upon surprise removal of a device.  0 = No device detected.  1 = The presence of a device on Port 5 has been detected.
12	Port 4 Present (P4P)—RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P4E. This bit is not cleared upon surprise removal of a device.  0 = No device detected.  1 = The presence of a device on Port 4 has been detected.
11 (Desktop Only)	Port 3 Present (P3P)—RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P3E. This bit is not cleared upon surprise removal of a device.  0 = No device detected.  1 = The presence of a device on Port 3 has been detected.
10 (Desktop Only)	Port 2 Present (P2P)—RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P2E. This bit is not cleared upon surprise removal of a device.  0 = No device detected.  1 = The presence of a device on Port 2 has been detected.
11:10 (Mobile Only)	Reserved
9	Port 1 Present (P1P)—RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P1E. This bit is not cleared upon surprise removal of a device.  0 = No device detected.  1 = The presence of a device on Port 1 has been detected.



Bits	Description		
8	Port O Present (POP)—RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using POE. This bit is not cleared upon surprise removal of a device.  0 = No device detected.  1 = The presence of a device on Port 0 has been detected.		
7:6	Reserved		
5	Port 5 Enabled (P5E)—R/W.  0 = Disabled. The port is in the 'off' state and cannot detect any devices.  1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  NOTE: This bit takes precedence over P5CMD.SUD (offset ABAR+298h:bit 1)  If MAP.SC is 0, if SCC is 01h, this bit will be read only 0 or if MAP.SPD[5] is 1.		
4	Port 4 Enabled (P4E)—R/W.  0 = Disabled. The port is in the 'off' state and cannot detect any devices.  1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  NOTE: This bit takes precedence over P4CMD.SUD (offset ABAR+298h:bit 1)  If MAP.SC is 0, if SCC is 01h, this bit will be read only 0 or if MAP.SPD[4] is 1.		
3 (Desktop Only)	Port 3 Enabled (P3E)—R/W.  0 = Disabled. The port is in the 'off' state and cannot detect any devices.  1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  NOTE: This bit takes precedence over P3CMD.SUD (offset ABAR+298h:bit 1). When MAP.SPD[3] is 1 this is reserved and is read-only 0.		
2 (Desktop Only)	Port 2 Enabled (P2E)—R/W.  0 = Disabled. The port is in the 'off' state and cannot detect any devices.  1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  NOTE: This bit takes precedence over P2CMD.SUD (offset ABAR+218h:bit 1). When MAP.SPD[2] is 1 this is reserved and is read-only 0.		
3:2 (Mobile Only)	Reserved		
1	Port 1 Enabled (P1E)—R/W.  0 = Disabled. The port is in the 'off' state and cannot detect any devices.  1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  NOTE: This bit takes precedence over P1CMD.SUD (offset ABAR+198h:bit 1). When MAP.SPD[1] is 1 this is reserved and is read-only 0.		
0	Port 0 Enabled (POE)—R/W.  0 = Disabled. The port is in the 'off' state and cannot detect any devices.  1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  NOTE: This bit takes precedence over POCMD.SUD (offset ABAR+118h:bit 1). When MAP.SPD[0] is 1 this is reserved and is read-only 0.		



# 14.1.32 SCLKCG—SATA Clock Gating Control Register

Address Offset: 94h-97h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description		
31:30	Reserved.		
29:24	Port Clock Disable (PCD)—R/W.  0 = All clocks to the associated port logic will operate normally.  1 = The backbone clock driven to the associated port logic is gated and will not toggle.  Bit 29: Port 5  Bit 28: Port 4  Bit 27: Port 3  BIt 26: Port 2  Bit 25: Port 1  Bit 24: Port 0  If a port is not available, software shall set the corresponding bit to 1. Software can also set the corresponding bits to 1 on ports that are disabled.  Software cannot set the PCD [port x]=1 if the corresponding PCS.PxE=1 in either		
22.0	Dev31Func2 or Dev31Func5 (dual controller IDE mode) or AHCI GHC.PI[x] = "1".		
23:9	Reserved.		
8:0	SCLKCG Field 1—R/W. BIOS must program these bits to 183h.		



# 14.1.33 SCLKGC—SATA Clock General Configuration Register

Address Offset: 9Ch-9Fh Attribute: R/W, R/WO Default Value: 00000000h Function Level Reset: No Size: 32 bits

Bit	Description
31:8	Reserved
7	Reserved
7 (PCH Raid Capable SKUs Only)	Alternate ID Enable (AIE)—R/WO.  0 = When in RAID mode the SATA Controller located at Device 31: Function 2 will report the following Device ID 2822h for Desktop or 282Ah for Mobile and the Microsoft Windows Vista* in-box version of the Intel® Rapid Storage Manager will load on the platform.  1 = When in RAID mode the SATA Controller located at Device 31: Function 2 will report the following Device ID 2925h for Desktop or 292Ch for Mobile to prevent the Microsoft Windows Vista in-box version of the Intel® Rapid Storage Manager from loading on the platform and will require the user to perform an 'F6' installation of the appropriate Intel® Rapid Storage Manager.  NOTE: This field is applicable when the AHCI is configured for RAID mode of operation. It has no impact for AHCI and IDE modes of operation. BIOS is recommended to program this bit prior to programming the MAP.SMS field to reflect RAID. This field is reset by PLTRST#. BIOS is required to reprogram the value of this bit after resuming from S3, S4 and S5.
6:2	Reserved
1	SATA2-port Configuration Indicator (SATA2PIND)—RO.  0 = Normal configuration.  1 = One IDE Controller is implemented supporting only two ports for a Primary Master and a Secondary Master.  NOTE: When set, BIOS must ensure that bit 2 and bit 3 of the AHCI PI registers are zeros. BIOS must also make sure that Port 2 and Port 3 are disabled (using PCS configuration register) and the port clocks are gated (using SCLKCG configuration register).
0	SATA4-port All Master Configuration Indicator (SATA4PMIND)—RO.  0 = Normal configuration.  1 = Two IDE Controllers are implemented, each supporting two ports for a Primary Master and a Secondary Master.  NOTE: When set, BIOS must ensure that bit 2 and bit 3 of the AHCI PI registers are zeros. BIOS must also make sure that Port 2 and Port 3 are disabled (using PCS configuration register) and the port clocks are gated (using SCLKCG configuration register).

#### **SIRI—SATA Indexed Registers Index** 14.1.34

Address Offset: A0h Attribute: R/W Default Value: 00h 8 bits Size:

Bit	Description
7:2	Index (IDX)—R/W. This field is a 5-bit index pointer into the SATA Indexed Register space. Data is written into and read from the SIRD register (D31:F2:A4h).
1:0	Reserved



# 14.1.35 FLRCID—FLR Capability ID (SATA–D31:F2)

Address Offset: B0-B1h Attribute: RO
Default Value: 0009h Size: 16 bits

Bit	Description
15:8	Next Capability Pointer—RO. 00h indicates the final item in the capability list.
7.0	Capability ID—RO. The value of this field depends on the FLRCSSEL bit.
7:0	13h = If PFLRCSSEL = 0 09h (Vendor Specific) = If PFLRCSSEL = 1

# 14.1.36 FLRCLV—FLR Capability Length and Version (SATA–D31:F2)

Address Offset: B2-B3h Attribute: RO, R/WO Default Value: xx06h Size: 16 bits

Function Level Reset: No (Bit 9:8 Only when FLRCSSEL = 0)

When FLRCSSEL = 0, this register is defined as follows:

Bit	Description
15:10	Reserved.
9	FLR Capability—R/WO.  1 = Support for Function Level reset.  This bit is not reset by the Function Level Reset.
8	TXP Capability—R/WO.  1 = Support for Transactions Pending (TXP) bit. TXP must be supported if FLR is supported.
7:0	<b>Vendor-Specific Capability I D</b> —RO. This field indicates the # of bytes of this Vendor Specific capability as required by the PCI specification. It has the value of 06h for the FLR capability.

When FLRCSSEL = 1, this register is defined as follows:

Bit	Description
15:12	<b>Vendor-Specific Capability ID</b> —RO. A value of 2h identifies this capability as the Function Level Reset (FLR).
11:8	Capability Version—RO. This field indicates the version of the FLR capability.
7:0	<b>Vendor-Specific Capability ID</b> —RO. This field indicates the # of bytes of this Vendor Specific capability as required by the PCI specification. It has the value of 06h for the FLR capability.



## 14.1.37 FLRC—FLR Control (SATA-D31:F2)

Address Offset: B4-B5h Attribute: RO, R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:9	Reserved.
8	Transactions Pending (TXP)—RO.  0 = Controller has received all non-posted requests.  1 = Controller has issued non-posted requests which has not been completed.
7:1	Reserved.
0	Initiate FLR—R/W. Used to initiate FLR transition. A write of 1 indicates FLR transition. Since hardware must no t respond to any cycles till FLR completion the value read by software from this bit is 0.

## 14.1.38 ATC—APM Trapping Control Register (SATA–D31:F2)

Address Offset: C0h Attribute: R/W Default Value: 00h Size: 8 bits

Function Level Reset:No

Bit	Description
7:4	Reserved
3	Secondary Slave Trap (SST)—R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 170h–177h and 376h. The active device on the secondary interface must be device 1 for the trap and/or SMI# to occur.
2	Secondary Master Trap (SPT)—R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 170h-177h and 376h. The active device on the secondary interface must be device 0 for the trap and/or SMI# to occur.
1	<b>Primary Slave Trap (PST)</b> —R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 1F0h–1F7h and 3F6h. The active device on the primary interface must be device 1 for the trap and/or SMI# to occur.
0	<b>Primary Master Trap (PMT)</b> —R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 1F0h-1F7h and 3F6h. The active device on the primary interface must be device 0 for the trap and/or SMI# to occur.



# 14.1.39 ATS—APM Trapping Status Register (SATA–D31:F2)

Address Offset: C4h Attribute: R/WC Default Value: 00h Size: 8 bits

Function Level Reset:No

Bit	Description
7:4	Reserved
3	<b>Secondary Slave Trap (SST)—</b> R/WC. Indicates that a trap occurred to the secondary slave device.
2	<b>Secondary Master Trap (SPT)</b> —R/WC. Indicates that a trap occurred to the secondary master device.
1	<b>Primary Slave Trap (PST)</b> —R/WC. Indicates that a trap occurred to the primary slave device.
0	<b>Primary Master Trap (PMT)</b> —R/WC. Indicates that a trap occurred to the primary master device.

# 14.1.40 SP Scratch Pad Register (SATA-D31:F2)

Address Offset: D0h Attribute: R/W Default Value: 0000000h Size: 32 bits

Bit	Description
31:0	<b>Data (DT)</b> —R/W. This is a read/write register that is available for software to use. No hardware action is taken on this register.



# 14.1.41 BFCS—BIST FIS Control/Status Register (SATA-D31:F2)

Address Offset: E0h-E3h Attribute: R/W, R/WC Default Value: 00000000h Size: 32 bits

Bits	Description
31:16	Reserved
15	Port 5 BIST FIS Initiate (P5BFI)—R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 5, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 5 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and reenable the port using the PxE bits at offset 92h prior to attempting additional BIST FISs or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P5BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully
14	Port 4 BIST FIS Initiate (P4BFI)—R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 4, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 4 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and reenable the port using the PxE bits at offset 92h prior to attempting additional BIST FISs or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P4BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully
13 (Desktop Only)	Port 3 BIST FIS Initiate (P3BFI)—R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 3, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 3 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and reenable the port using the PxE bits at offset 92h prior to attempting additional BIST FISs or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P3BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully
12 (Desktop Only)	Port 2 BIST FIS Initiate (P2BFI)—R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 2, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 2 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and reenable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P2BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully
13:12 (Mobile Only)	Reserved



Bits	Description
	BIST FIS Successful (BFS)—R/WC.
11	<ul> <li>0 = Software clears this bit by writing a 1 to it.</li> <li>1 = This bit is set any time a BIST FIS transmitted by PCH receives an R_OK completion status from the device.</li> </ul>
	NOTE: This bit must be cleared by software prior to initiating a BIST FIS.
	BIST FIS Failed (BFF)—R/WC.
10	<ul> <li>0 = Software clears this bit by writing a 1 to it.</li> <li>1 = This bit is set any time a BIST FIS transmitted by PCH receives an R_ERR completion status from the device.</li> </ul>
	NOTE: This bit must be cleared by software prior to initiating a BIST FIS.
9	Port 1 BIST FIS Initiate (P1BFI)—R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 1, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 1 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and reenable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P1BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
8	Port O BIST FIS Initiate (POBFI)—R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 0, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 0 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and reenable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the POBFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
7:2	BIST FIS Parameters (BFP)—R/W. These 6 bits form the contents of the upper 6 bits of the BIST FIS Pattern Definition in any BIST FIS transmitted by the PCH. This field is not port specific—its contents will be used for any BIST FIS initiated on port 0, port 1, port 2 or port 3. The specific bit definitions are: Bit 7: T - Far End Transmit mode Bit 6: A - Align Bypass mode Bit 5: S - Bypass Scrambling Bit 4: L - Far End Retimed Loopback Bit 3: F - Far End Analog Loopback Bit 2: P - Primitive bit for use with Transmit mode
1:0	Reserved



# 14.1.42 BFTD1—BIST FIS Transmit Data1 Register (SATA-D31:F2)

Address Offset: E4h–E7h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bits	Description
31:0	BIST FIS Transmit Data 1—R/W. The data programmed into this register will form the contents of the second DWord of any BIST FIS initiated by the PCH. This register is not port specific—its contents will be used for BIST FIS initiated on any port. Although the 2nd and 3rd DWs of the BIST FIS are only meaningful when the "T" bit of the BIST FIS is set to indicate "Far-End Transmit mode", this register's contents will be transmitted as the BIST FIS 2nd DW regardless of whether or not the "T" bit is indicated in the BFCS register (D31:F2:E0h).

# 14.1.43 BFTD2—BIST FIS Transmit Data2 Register (SATA-D31:F2)

Address Offset: E8h-EBh Attribute: R/W Default Value: 00000000h Size: 32 bits

Bits	Description		
31:0	BIST FIS Transmit Data 2—R/W. The data programmed into this register will form the contents of the third DWord of any BIST FIS initiated by the PCH. This register is not port specific—its contents will be used for BIST FIS initiated on any port. Although the 2nd and 3rd DWs of the BIST FIS are only meaningful when the "T" bit of the BIST FIS is set to indicate "Far-End Transmit mode", this register's contents will be transmitted as the BIST FIS 3rd DW regardless of whether or not the "T" bit is indicated in the BFCS register (D31:F2:E0h).		



# 14.2 Bus Master IDE I/O Registers (D31:F2)

The bus master IDE function uses 16 bytes of I/O space, allocated using the BAR register, located in Device 31:Function 2 Configuration space, offset 20h. All bus master IDE I/O space registers can be accessed as byte, word, or DWord quantities. Reading reserved bits returns an indeterminate, inconsistent value, and writes to reserved bits have no affect (but should not be attempted). These registers are only used for legacy operation. Software must not use these registers when running AHCI. All I/O registers are reset by Function Level Reset. The register address I/O map is shown in Table 14-2.

Table 14-2. Bus Master IDE I/O Register Address Map

BAR+ Offset	Mnemonic	Register	Default	Туре
00	BMICP	Command Register Primary	00h	R/W
01	_	Reserved	_	RO
02	BMISP	Bus Master IDE Status Register Primary	00h	R/W, R/ WC, RO
03	_	Reserved	_	RO
04-07	BMIDP	Bus Master IDE Descriptor Table Pointer Primary	xxxxxxxxh	R/W
08	BMICS	Command Register Secondary	00h	R/W
09	_	Reserved	_	RO
0Ah	BMISS	Bus Master IDE Status Register Secondary	00h	R/W, R/ WC, RO
0Bh	_	Reserved	_	RO
0Ch- 0Fh	BMIDS	Bus Master IDE Descriptor Table Pointer Secondary	xxxxxxxxh	R/W
10h	AIR	AHCI Index Register	00000000h	R/W, RO
1011				



### BMIC[P,S]—Bus Master IDE Command Register (D31:F2) 14.2.1

Attribute: R/W

Address Offset: Primary: BAR + 00h Secondary: BAR + 08h Default Value: 00h Size: 8 bits

Bit	Description		
7:4	Reserved. Returns 0.		
3	Read / Write Control (R/WC)—R/W. This bit sets the direction of the bus master transfer. This bit must NOT be changed when the bus master function is active.  0 = Memory reads 1 = Memory writes		
2:1	Reserved. Returns 0.		
0	Start/Stop Bus Master (START)—R/W.  0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D31:F2:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.  1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.  NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is cleared to 0 prior to the DMA data transfer being initiated by the drive in a device to memory data transfer, then the PCH will not send DMAT to terminate the data transfer. SW intervention (such as, sending SRST) is required to reset the interface in this condition.		



### BMIS[P,S]—Bus Master IDE Status Register (D31:F2) 14.2.2

Address Offset: Primary: BAR + 02h Secondary: BAR + 0Ah Default Value: 00h Attribute: R/W, R/WC, RO

Size: 8 bits

Bit	Description	
7	PRD Interrupt Status (PRDIS)—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = This bit is set when the host controller execution of a PRD that has its PRD_INT bit set.	
6	Drive 1 DMA Capable—R/W.  0 = Not Capable.  1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 1 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance. The PCH does not use this bit. It is intended for systems that do not attach BMIDE to the PCI bus.	
5	Drive O DMA Capable—R/W.  0 = Not Capable 1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 0 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance. The PCH does not use this bit. It is intended for systems that do not attach BMIDE to the PCI bus.	
4:3	Reserved. Returns 0.	
2	<ul> <li>Interrupt—R/WC.</li> <li>0 = Software clears this bit by writing a 1 to it.</li> <li>1 = Set when a device FIS is received with the 'I' bit set, provided that software has not disabled interrupts using the IEN bit of the Device Control Register (see chapter 5 of the Serial ATA Specification, Revision 1.0a).</li> </ul>	
1	Error—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = This bit is set when the controller encounters a target abort or master abort when transferring data on PCI.	
0	Bus Master IDE Active (ACT)—RO.  0 = This bit is cleared by the PCH when the last transfer for a region is performed, where EOT for that region is set in the region descriptor. It is also cleared by the PCH when the Start Bus Master bit (D31:F2:BAR+ 00h, bit 0) is cleared in the Command register. When this bit is read as a 0, all data transferred from the drive during the previous bus master command is visible in system memory, unless the bus master command was aborted.  1 = Set by the PCH when the Start bit is written to the Command register.	



# 14.2.3 BMID[P,S]—Bus Master IDE Descriptor Table Pointer Register (D31:F2)

Address Offset: Primary: BAR + 04h-07h Attribute: R/W

Secondary: BAR + 0Ch-0Fh
Default Value: All bits undefined Size: 32 bits

Bit	Description
31:2	Address of Descriptor Table (ADDR)—R/W. The bits in this field correspond to bits [31:2] of the memory location of the Physical Region Descriptor (PRD). The Descriptor Table must be Dword-aligned. The Descriptor Table must not cross a 64-K boundary in memory.
1:0	Reserved

### 14.2.4 AIR—AHCI Index Register (D31:F2)

Address Offset: Primary: BAR + 10h Attribute: R/W Default Value: 0000000h Size: 32 bits

This register is available only when SCC is not 01h.

Bit	Description
31:11	Reserved
10:2	Index (INDEX)— R/W. This Index register is used to select the Dword offset of the Memory Mapped AHCI register to be accessed. A Dword, Word or Byte access is specified by the active byte enables of the I/O access to the Data register.
1:0	Reserved

## 14.2.5 AIDR—AHCI Index Data Register (D31:F2)

Address Offset: Primary: BAR + 14h Attribute: R/W Default Value: All bits undefined Size: 32 bits

This register is available only when SCC is not 01h.

Bit	Description		
31:0	Data (DATA)— R/W. This Data register is a "window" through which data is read or written to the AHCI memory mapped registers. A read or write to this Data register triggers a corresponding read or write to the memory mapped register pointed to by the Index register. The Index register must be setup prior to the read or write to this Data register.  Note that a physical register is not actually implemented as the data is actually stored		
	in the memory mapped registers.		
	Since this is not a physical register, the "default" value is the same as the default value of the register pointed to by Index.		



# 14.3 Serial ATA Index/Data Pair Superset Registers

All of these I/O registers are in the core well. They are exposed only when SCC is 01h (that is, IDE programming interface).

These are Index/Data Pair registers that are used to access the SerialATA superset registers (SerialATA Status, SerialATA Control, and SerialATA Error). The I/O space for these registers is allocated through SIDPBA. Locations with offset from 08h to 0Fh are reserved for future expansion. Software-write operations to the reserved locations will have no effect while software-read operations to the reserved locations will return 0.

Offset	Mnemonic	Register
00h-03h	SINDEX	Serial ATA Index
04h-07h	SDATA	Serial ATA Data
08h-0Ch	_	Reserved
0Ch-0Fh	_	Reserved

### 14.3.1 SINDX—Serial ATA Index (D31:F2)

Address Offset: SIDPBA + 00h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description		
31:16	Reserved		
15.8	Port Index (PIDX)—R/W. This Index field is used to specify the port of the SATA controller at which the port-specific SSTS, SCTL, and SERR registers are located.  00h = Primary Master (Port 0)  01h = Primary Slave (Port 2)  02h = Secondary Master (Port 1)  03h = Secondary Slave (Port 3)  All other values are Reserved.		
7:0	Register Index (RIDX)—R/W. This index field is used to specify one out of three registers currently being indexed into. These three registers are the Serial ATA superset SStatus, SControl and SError memory registers and are port specific, hence for this SATA controller, there are four sets of these registers. See Section 14.4.2.10, Section 14.4.2.11, and Section 14.4.2.12 for definitions of the SStatus, SControl and SError registers.  00h = SSTS  01h = SCTL  02h = SERR  All other values are Reserved.		



## 14.3.2 SDATA—Serial ATA Data (D31:F2)

Address Offset: SIDPBA + 04h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Data (DATA)</b> —R/W. This Data register is a "window" through which data is read or written to from the register pointed to by the Serial ATA Index (SINDX) register above. Note that a physical register is not actually implemented as the data is actually stored in the memory mapped registers.  Since this is not a physical register, the "default" value is the same as the default value
	of the register pointed to by SINDX.RIDX field.

### 14.3.2.1 PxSSTS—Serial ATA Status Register (D31:F2)

Address Offset: Attribute: RO
Default Value: 0000000h Size: 32 bits

SDATA when SINDX.RIDX is 00h. This is a 32-bit register that conveys the current state of the interface and host. The PCH updates it continuously and asynchronously. When the PCH transmits a COMRESET to the device, this register is updated to its reset values.

Bit	Description		
31:12	Reserved		
	Interface F	Power Management (IPM)—RO. Indicates the current interface state:	
	Value	Description	
	0h	Device not present or communication not established	
11:8	1h	Interface in active state	
	2h	Interface in PARTIAL power management state	
	6h	Interface in SLUMBER power management state	
	All other val	ues reserved.	
	Current In communicat	terface Speed (SPD)—RO. Indicates the negotiated interface cion speed.	
	Value	Description	
	0h	Device not present or communication not established	
7:4	1h	Generation 1 communication rate negotiated	
	2h	Generation 2 communication rate negotiated	
	All other val	ues reserved.	
	The PCH Su (3.0 Gb/s).	pports Generation 1 communication rates (1.5 Gb/s) and Gen 2 rates	
	Device Det Phy state:	ection (DET)—RO. This field indicates the interface device detection and	
	Value	Description	
3:0	0h	No device detected and Phy communication not established	
	1h	Device presence detected but Phy communication not established	
	3h	Device presence detected and Phy communication established	
	4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode	
	All other val	ues reserved.	



### 14.3.2.2 PxSCTL—Serial ATA Control Register (D31:F2)

Address Offset: Attribute: R/W, RO Default Value: 00000004h Size: 32 bits

SDATA when SINDX.RIDX is 01h. This is a 32-bit read-write register by which software controls SATA capabilities. Writes to the SControl register result in an action being taken by the PCH or the interface. Reads from the register return the last value written to it.

Bit	Description		
31:16	Reserved		
15:12	Select Power Management (SPM)—RO. This field is not used by AHCI.		
		Power Management Transitions Allowed (IPM)—R/W. This field hich power states the PCH is allowed to transition to:	
	Value	Description	
11.0	0h	No interface restrictions	
11:8	1h	Transitions to the PARTIAL state disabled	
	2h	Transitions to the SLUMBER state disabled	
	3h	Transitions to both PARTIAL and SLUMBER states disabled	
	All other va	lues reserved	
		wed (SPD)—R/W. Indicates the highest allowable speed of the interface. is limited by the CAP.ISS (ABAR+00h:bit 23:20) field.  Description	
	0h	No speed negotiation restrictions	
7:4	1h	Limit speed negotiation to Generation 1 communication rate	
	2h	Limit speed negotiation to Generation 2 communication rate	
	All other values reserved.  The PCH Supports Generation 1 communication rates (1.5 Gb/s) and Gen 2 rates (3.0 Gb/s).		
		tection Initialization (DET)—R/W. Controls the PCH's device detection to initialization.	
	Value	Description	
	0h	No device detection or initialization action requested	
3:0	1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized	
	4h	Disable the Serial ATA interface and put Phy in offline mode	
	All other va	lues reserved.	
	When this field is written to a 1h, the PCH initiates COMRESET and starts the initialization process. When the initialization is complete, this field shall remain 1h until set to another value by software.		
		ay only be changed to 1h or 4h when PxCMD.ST is 0. Changing this field CH is running results in undefined behavior.	



### 14.3.2.3 PxSERR—Serial ATA Error Register (D31:F2)

Address Offset: Attribute: R/WC Default Value: 00000000h Size: 32 bits

SDATA when SINDx.RIDX is 02h. Bits 26:16 of this register contain diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes. Bits 11:0 contain error information used by host software in determining the appropriate response to the error condition. If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.

Bit	Description
31:27	Reserved
26	<b>Exchanged (X)</b> : When set to one, this bit indicates that a change in device presence has been detected since the last time this bit was cleared. This bit shall always be set to 1 anytime a COMINIT signal is received. This bit is reflected in the POIS.PCS bit.
25	Unrecognized FIS Type (F): Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized.
24	<b>Transport state transition error (T)</b> : Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
23	<b>Transport state transition error (T)</b> . Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
22	<b>Handshake (H)</b> . Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	<b>CRC Error (C)</b> . Indicates that one or more CRC errors occurred with the Link Layer.
20	<b>Disparity Error (D)</b> . This field is not used by AHCI.
19	<b>10b to 8b Decode Error (B)</b> . Indicates that one or more 10b to 8b decoding errors occurred.
18	Comm Wake (W). Indicates that a Comm Wake signal was detected by the Phy.
17	Phy Internal Error (I). Indicates that the Phy detected some internal error.
16	<b>PhyRdy Change (N)</b> : When set to 1, this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. In the PCH, this bit will be set when PhyRdy changes from a $0 -> 1$ or a $1 -> 0$ . The state of this bit is then reflected in the PxIS.PRCS interrupt status bit and an interrupt will be generated if enabled. Software clears this bit by writing a 1 to it.
15:12	Reserved
11	Internal Error (E). The SATA controller failed due to a master or target abort when attempting to access system memory.
10	Protocol Error (P). A violation of the Serial ATA protocol was detected.  NOTE: PCH does not set this bit for all protocol violations that may occur on the SATA link.
9	<b>Persistent Communication or Data Integrity Error (C)</b> . A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.
8	<b>Transient Data Integrity Error (T)</b> : A data integrity error occurred that was not recovered by the interface.
7:2	Reserved.
1	<b>Recovered Communications Error (M)</b> . Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.
0	<b>Recovered Data Integrity Error (I)</b> . A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.



# 14.4 AHCI Registers (D31:F2)

Note:

These registers are AHCI-specific and available when the PCH is properly configured. The Serial ATA Status, Control, and Error registers are special exceptions and may be accessed on all PCH components if properly configured; see Section 14.3 for details.

The memory mapped registers within the SATA controller exist in non-cacheable memory space. Additionally, locked accesses are not supported. If software attempts to perform locked transactions to the registers, indeterminate results may occur. Register accesses shall have a maximum size of 64-bits; 64-bit access must not cross an 8-byte alignment boundary. All memory registers are reset by Function Level Reset unless specified otherwise.

The registers are broken into two sections—generic host control and port control. The port control registers are the same for all ports, and there are as many registers banks as there are ports.

Table 14-3. AHCI Register Address Map

ABAR + Offset	Mnemonic	Register
00-1Fh	GHC	Generic Host Control
20h-FFh	_	Reserved
100h-17Fh	P0PCR	Port 0 port control registers
180h-1FFh	P1PCR	Port 1 port control registers
200h-27Fh	P2PCR	Port 2 port control registers (Desktop Only) Registers are not available and software must not read or write registers. (Mobile Only)
280h-2FFh	P3PCR	Port 3 port control registers (Desktop Only) Registers are not available and software must not read or write registers. (Mobile Only)
300h-37Fh	P4PCR	Port 4 port control registers
380h-3FFh	P5PCR	Port 5 port control registers
400h-47Fh	P6PCR	Port 6 port control registers
480h-4FFh	P7PCR	Port 7 port control registers



# 14.4.1 AHCI Generic Host Control Registers (D31:F2)

Table 14-4. Generic Host Controller Register Address Map

ABAR + Offset	Mnemonic	Register	Default	Туре
00h-03h	САР	Host Capabilities	FF22FFC2h (desktop) DE127F03h (mobile)	R/WO, RO
04h-07h	GHC	Global PCH Control	00000000h	R/W, RO
08h-0Bh	IS	Interrupt Status	00000000h	R/WC
0Ch-0Fh	PI	Ports Implemented	00000000h	R/WO, RO
10h-13h	VS	AHCI Version	00010200h	RO
14h-17h	CCC_CTL	Command Completion Coalescing Control	00010121h	R/W, RO
18h-1Bh	CCC_PORTS	Command Completion Coalescing Ports	00000000h	R/W
1Ch-1Fh	EM_LOC	Enclosure Management Location	01600002h	RO
20h-23h	EM_CTRL	Enclosure Management Control	07010000h	R/W, R/WO, RO
70h-73h	VS	AHCI Version	00010000h	RO
A0h-A3h	VSP	Vendor Specific	00000001h	RO, R/WO
C8h-C9h	RSTF	Intel® RST Feature Capabilities	003Fh	RWO



#### **CAP—Host Capabilities Register (D31:F2)** 14.4.1.1

Address Offset: ABAR + 00h-03h
Default Value: FF22FFC2h (Desktop)
DE127F03h (Mobile) Attribute: R/WO, RO Size: 32 bits

Function Level Reset:No

All bits in this register that are R/WO are reset only by PLTRST#.

Bit	Description
31	Supports 64-bit Addressing (S64A)—RO. Indicates that the SATA controller can access 64-bit data structures. The 32-bit upper bits of the port DMA Descriptor, the PRD Base, and each PRD entry are read/write.
30	Supports Command Queue Acceleration (SCQA)—RO. Hardwired to 1 to indicate that the SATA controller supports SATA command queuing using the DMA Setup FIS. The PCH handles DMA Setup FISes natively, and can handle autoactivate optimization through that FIS.
29	Supports SNotification Register (SSNTF)—RO. The PCH SATA Controller does not support the SNotification register.
28	Supports Interlock Switch (SIS)—R/WO. Indicates whether the SATA controller supports interlock switches on its ports for use in Hot Plug operations. This value is loaded by platform BIOS prior to OS initialization.  If this bit is set, BIOS must also map the SATAGP pins to the SATA controller through GPIO space.
27	Supports Staggered Spin-up (SSS)—R/WO. Indicates whether the SATA controller supports staggered spin-up on its ports, for use in balancing power spikes. This value is loaded by platform BIOS prior to OS initialization.  0 = Staggered spin-up not supported.  1 = Staggered spin-up supported.
26	Supports Aggressive Link Power Management (SALP)—R/WO.  0 = Software shall treat the PxCMD.ALPE and PxCMD.ASP bits as reserved.  1 = The SATA controller supports auto-generating link requests to the partial or slumber states when there are no commands to process.
25	<b>Supports Activity LED (SAL)</b> —RO. Indicates that the SATA controller supports a single output pin (SATALED#) which indicates activity.
24	<b>Supports Command List Override (SCLO)</b> —R/WO. When set to 1, indicates that the Controller supports the PxCMD.CLO bit and its associated function. When cleared to 0, the Controller is not capable of clearing the BSY and DRQ bits in the Status register to issue a software reset if these bits are still set from a previous operation.
23:20	Interface Speed Support (ISS)—R/WO. Indicates the maximum speed the SATA controller can support on its ports.  2h =3.0 Gb/s.
19	Supports Non-Zero DMA Offsets (SNZO)—RO. Reserved, as per the AHCI Revision 1.2 specification
18	Supports AHCI Mode Only (SAM)—RO. The SATA controller may optionally support AHCI access mechanism only.  0 = SATA controller supports both IDE and AHCI Modes  1 = SATA controller supports AHCI Mode Only
17:16	BIOS must set these bits to 00.
15	PIO Multiple DRQ Block (PMD)—RO. The SATA controller supports PIO Multiple DRQ Command Block



Bit	Description
14	<b>Slumber State Capable (SSC)</b> —R/WO. The SATA controller supports the slumber state.
13	<b>Partial State Capable (PSC)</b> —R/WO. The SATA controller supports the partial state.
12:8	<b>Number of Command Slots (NCS)</b> —RO. Hardwired to 1Fh to indicate support for 32 slots.
7	Command Completion Coalescing Supported (CCCS)—R/WO.  0 = Command Completion Coalescing Not Supported  1 = Command Completion Coalescing Supported
6	Enclosure Management Supported (EMS)—R/WO.  0 = Enclosure Management Not Supported  1 = Enclosure Management Supported
5	Supports External SATA (SXS)—R/WO.  0 = External SATA is not supported on any ports  1 = External SATA is supported on one or more ports  When set, SW can examine each SATA port's Command Register (PxCMD) to determine which port is routed externally.
4:0	<b>Number of Ports (NPS)</b> —RO. Indicates number of supported ports. Note that the number of ports indicated in this field may be more than the number of ports indicated in the PI (ABAR + 0Ch) register.



## 14.4.1.2 GHC—Global PCH Control Register (D31:F2)

Address Offset: ABAR + 04h-07h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31	AHCI Enable (AE)—R/W. When set, this bit indicates that an AHCI driver is loaded and the controller will be talked to using AHCI mechanisms. This can be used by an PCH that supports both legacy mechanisms (such as SFF-8038i) and AHCI toknow when the controller will not be talked to as legacy.  0 = Software will communicate with the PCH using legacy mechanisms.  1 = Software will communicate with the PCH using AHCI. The PCH will not have to allow command processing using both AHCI and legacy mechanisms.
	Software shall set this bit to 1 before accessing other AHCI registers.
30:3	Reserved
2	MSI Revert to Single Message (MRSM)—RO: When set to 1 by hardware, this bit indicates that the host controller requested more than one MSI vector but has reverted to using the first vector only. When this bit is cleared to 0, the Controller has not reverted to single MSI mode (that is, hardware is already in single MSI mode, software has allocated the number of messages requested, or hardware is sharing interrupt vectors if MC.MME < MC.MMC).  "MC.MME < 1 (MSI is enabled)  "MC.MMC > 0 (multiple messages requested)  "MC.MME > 0 (more than one message allocated)  "MC.MME!= MC.MMC (messages allocated not equal to number requested)  When this bit is set to 1, single MSI mode operation is in use and software is responsible for clearing bits in the IS register to clear interrupts.  This bit shall be cleared to 0 by hardware when any of the four conditions stated is false. This bit is also cleared to 0 when MC.MSIE = 1 and MC.MME = 0h. In this case, the hardware has been programmed to use single MSI mode, and is not "reverting" to that mode.  For PCH, the Controller shall always revert to single MSI mode when the number of vectors allocated by the host is less than the number requested. This bit is ignored when GHC.HR = 1.
1	Interrupt Enable (IE)—R/W. This global bit enables interrupts from the PCH.  0 = All interrupt sources from all ports are disabled.  1 = Interrupts are allowed from the AHCI controller.
0	Controller Reset (HR)—R/W. Resets the PCH AHCI controller.  0 = No effect  1 = When set by software, this bit causes an internal reset of the PCH AHCI controller.  All state machines that relate to data transfers and queuing return to an idle condition, and all ports are re-initialized using COMRESET.  NOTE: For further details, see Section 12.3.3 of the Serial ATA Advanced Host Controller Interface specification.



## 14.4.1.3 IS—Interrupt Status Register (D31:F2)

Address Offset: ABAR + 08h-0Bh Attribute: R/WC Default Value: 00000000h Size: 32 bits

This register indicates which of the ports wthin the controller have an interrupt pending and require service.

Bit	Description	
31:9	Reserved. Returns 0.	
8 (Desktop Only)	Coalescing Interrupt Pending Status (CIPS)—R/WC.  0 = No interrupt pending.  1 = A command completion coalescing interrupt has been generated.	
7	<ul> <li>Interrupt Pending Status Port[7] (IPS[6])—R/WC.</li> <li>0 = No interrupt pending.</li> <li>1 = Port 7 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.</li> </ul>	
6	Interrupt Pending Status Port[6] (IPS[6])—R/WC.  0 = No interrupt pending.  1 = Port 6 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.	
5	Interrupt Pending Status Port[5] (IPS[5])—R/WC.  0 = No interrupt pending.  1 = Port 5 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.	
4	Interrupt Pending Status Port[4] (IPS[4])—R/WC.  0 = No interrupt pending.  1 = Port 4 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.	
3 (Desktop Only)	Interrupt Pending Status Port[3] (IPS[3])—R/WC.  0 = No interrupt pending.  1 = Port 3 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.	
2 (Desktop Only)	Interrupt Pending Status Port[2] (IPS[2])—R/WC.  0 = No interrupt pending.  1 = Port 2 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.	
3:2 (Mobile Only)	Reserved. Returns 0.	
1	Interrupt Pending Status Port[1] (IPS[1])—R/WC.  0 = No interrupt pending.  1 = Port 1has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.	
0	Interrupt Pending Status Port[0] (IPS[0])—R/WC.  0 = No interrupt pending.  1 = Port 0 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.	



### 14.4.1.4 PI—Ports Implemented Register (D31:F2)

Address Offset: ABAR + 0Ch-0Fh Attribute: R/WO, RO Default Value: 00000000h Size: 32 bits

Function Level Reset:No

This register indicates which ports are exposed to the PCH. It is loaded by platform BIOS. It indicates which ports that the device supports are available for software to use. For ports that are not available, software must not read or write to registers within that port.

Bit	Description
31:6	Reserved. Returns 0.
5	Ports Implemented Port 5 (PI5)—R/WO.  0 = The port is not implemented.  1 = The port is implemented.  This bit is read-only 0 if MAP.SC = 0 or SCC = 01h.
4	Ports Implemented Port 4 (PI4)—R/WO.  0 = The port is not implemented.  1 = The port is implemented.  This bit is read-only 0 if MAP.SC = 0 or SCC = 01h.
3 (Mobile Only)	Ports Implemented Port 3 (PI3)—RO.  0 = The port is not implemented.
3	Ports Implemented Port 3 (PI3)—R/WO.  0 = The port is not implemented.  1 = The port is implemented.
2 (Mobile Only)	Ports Implemented Port 2 (PI2)—RO.  0 = The port is not implemented.
2	Ports Implemented Port 2 (PI2)— R/WO.  0 = The port is not implemented.  1 = The port is implemented.
1	Ports Implemented Port 1 (PI1)—R/WO.  0 = The port is not implemented.  1 = The port is implemented.
0	Ports Implemented Port 0 (PIO)—R/WO.  0 = The port is not implemented.  1 = The port is implemented.



### 14.4.1.5 VS—AHCI Version (D31:F2)

Address Offset: ABAR + 10h-13h Attribute: RO Default Value: 00010200h Size: 32 bits

This register indicates the major and minor version of the AHCI specification. It is BCD encoded. The upper two bytes represent the major version number, and the lower two bytes represent the minor version number. Example: Version 3.12 would be represented as 00030102h. The current version of the specification is 1.20 (00010200h).

Bit	Description
31:16	Major Version Number (MJR)—RO. Indicates the major version is 1
15:0	Minor Version Number (MNR)—RO. Indicates the minor version is 20.

# 14.4.1.6 CCC\_CTL—Command Completion Coalescing Control Register (D31:F2)

Address Offset: ABAR + 14h-17h Attribute: R/W, RO Default Value: 00010131h Size: R/W 32 bits

This register is used to configure the command coalescing feature. This register is reserved if command coalescing is not supported (CAP\_CCCS = 0).

Bit	Description	
31:16	Timeout Value (TV)—R/W. The timeout value is specified in 10 microsecond intervals. hbaCCC_Timer is loaded with this timeout value. hbaCCC_Timer is only decremented when commands are outstanding on the selected ports. The Controller will signal a CCC interrupt when hbaCCC_Timer has decremented to 0. The hbaCCC_Timer is reset to the timeout value on the assertion of each CCC interrupt. A timeout value of 0 is invalid.	
15:8	Command Completions (CC)—R/W. Specifies the number of command completions that are necessary to cause a CCC interrupt. The Controller has an internal command completion counter, hbaCCC_CommandsComplete.  hbaCCC_CommandsComplete is incremented by one each time a selected port has a command completion. When hbaCCC_CommandsComplete is equal to the command completions value, a CCC interrupt is signaled. The internal command completion counter is reset to '0' on the assertion of each CCC interrupt.	
7:3	Interrupt (INT)—RO. Specifies the interrupt used by the CCC feature. This interrupt must be marked as unused in the AHCI Ports Implemented memory register by the corresponding bit being set to 0. Thus, the CCC_interrupt corresponds to the interrupt for an unimplemented port on the controller. When a CCC interrupt occurs, the IS[INT] bit shall be asserted to 1 regardless of whether PIRQ interrupt or MSI is used. Note that in MSI, CC interrupt may share an interrupt vector with other ports. For example, if the number of message allocated is 4, then CCC interrupt share interrupt vector 3 along with port 3, 4, and 5 but IS[6] shall get set.	
2:1	Reserved	
0	Enable (EN)—R/W.  0 = The command completion coalescing feature is disabled and no CCC interrupts are generated  1 = The command completion coalescing feature is enabled and CCC interrupts may be generated based on timeout or command completion conditions.  Software shall only change the contents of the TV and CC fields when EN is cleared to 0. On transition of this bit from 0 to 1, any updated values for the TV and CC fields shall take effect.	



# 14.4.1.7 CCC\_Ports—Command Completion Coalescing Ports Register (D31:F2)

Address Offset: ABAR + 18h-1Bh Attribute: R/W Default Value: 00000000h Size: 32 bits

This register is used to specify the ports that are coalesced as part of the CCC feature when  $CCC\_CTL.EN = 1$ . This register is reserved if command coalescing is not supported (CAP $\_CCCS = 0$ ).

Bit	Description
31:0	Ports (PRT)—R/W.  0 = The port is not part of the command completion coalescing feature.  1 = The corresponding port is part of the command completion coalescing feature.  Bits set to 1 in this register must also have the corresponding bit set to 1 in the Ports Implemented register.
	Bits set to 1 in this register must also have the corresponding bit set to 1 in the Ports Implemented register. An updated value for this field shall take effect within one timer increment (1 millisecond).

### 14.4.1.8 EM\_LOC—Enclosure Management Location Register (D31:F2)

Address Offset: ABAR + 1Ch-1Fh Attribute: RO Default Value: 01600002h Size: 32 bits

This register identifies the location and size of the enclosure management message buffer. This register is reserved if enclosure management is not supported (that is, CAP.EMS = 0).

Bit	Description
31:16	<b>Offset (OFST)</b> —RO. The offset of the message buffer in Dwords from the beginning of the ABAR.
15:0	Buffer Size (SZ)—RO. Specifies the size of the transmit message buffer area in Dwords. The PCH SATA controller only supports transmit buffer.  A value of 0 is invalid.



### 14.4.1.9 EM\_CTRL—Enclosure Management Control Register (D31:F2)

Address Offset: ABAR + 20h-23h Attribute: R/W, R/WO, RO

Default Value: 07010000h Size: 32 bits

This register is used to control and obtain status for the enclosure management interface. This register includes information on the attributes of the implementation, enclosure management messages supported, the status of the interface, whether any message are pending, and is used to initiate sending messages. This register is reserved if enclosure management is not supported (CAP\_EMS = 0).

Bit	Description		
31:27	Reserved		
26	Activity LED Hardware Driven (ATTR.ALHD)—R/WO.  1 = The SATA controller drives the activity LED for the LED message type in hardware and does not use software for this LED.  The host controller does not begin transmitting the hardware based activity signal until after software has written CTL.TM=1 after a reset condition.		
25	Transmit Only (ATTR.XMT)—RO.  0 = The SATA controller supports transmitting and receiving messages.  1 = The SATA controller only supports transmitting messages and does not support receiving messages.		
24	Single Message Buffer (ATTR.SMB)—RO.  0 = There are separate receive and transmit buffers such that unsolicited messages could be supported.  1 = The SATA controller has one message buffer that is shared for messages to transmit and messages received. Unsolicited receive messages are not supported and it is software's responsibility to manage access to this buffer.		
23:20	Reserved		
19	SGPIO Enclosure Management Messages (SUPP.SGPIO)—RO.  1 = The SATA controller supports the SGPIO register interface message type.		
18	SES-2 Enclosure Management Messages (SUPP.SES2)—RO.  1 = The SATA controller supports the SES-2 message type.		
17	SAF-TE Enclosure Management Messages (SUPP.SAFTE)—RO. 1 = The SATA controller supports the SAF-TE message type.		
16	LED Message Types (SUPP.LED)—RO.  1 = The SATA controller supports the LED message type.		
15:10	Reserved		
9	Reset (RST):—R/W.  0 = A write of 0 to this bit by software will have no effect.  1 = When set by software, The SATA controller shall reset all enclosure management message logic and take all appropriate reset actions to ensure messages can be transmitted / received after the reset. After the SATA controller completes the reset operation, the SATA controller shall set the value to 0.		
	Transmit Message (CTL.TM)—R/W.		
8	<ul> <li>0 = A write of 0 to this bit by software will have no effect.</li> <li>1 = When set by software, The SATA controller shall transmit the message contained in the message buffer. When the message is completely sent, the SATA controller shall set the value to 0.</li> </ul>		
7:1	Software shall not change the contents of the message buffer while CTL.TM is set to 1.  Reserved		
	1.000.100		
0	Message Received (STS.MR)—RO. Message Received is not supported in the PCH.		



### 14.4.1.10 VS—AHCI Version (D31:F2)

Address Offset: ABAR + 70h-73h Attribute: RO Default Value: 00010000h Size: 32 bits

This register indicates the major and minor version of the NVMHCI specification. It is BCD encoded. The upper two bytes represent the major version number, and the lower two bytes represent the minor version number. Example: Version 3.12 would be represented as 00030102h. The current version of the specification is 1.0 (00010000h).

Bit	Description
31:16	Major Version Number (MJR)—RO. Indicates the major version is 1
15:0	Minor Version Number (MNR)—RO. Indicates the minor version is 0.

### 14.4.1.11 VSP—Vendor Specific (D31:F2)

Address Offset: ABAR + A0h-A3h Attribute: RO, RWO Default Value: 00000001h Size: 32 bits

Bit	Description
31:1	Reserved
0	Supports Low Power Device Detection (SLPD)— RWO Indicates whether SATA power management and device hot (un)pulg is supported.  0 = Not supported.  1 = Supported.



# 14.4.1.12 Intel® RST Feature Capabilities

Address Offset: ABAR + C8h-C9h Attribute: RWO Default Value: 003Fh Size: 16 bits

Bit	Description
15:9	Reserved
8	Intel® RRT Only on eSATA (IROES)—RWO When set to 1, indicates that only Intel® Rapid Recovery Technology (RRT) volumes can span internal and external SATA (eSATA). If not set, any RAID volume can span internal and external SATA.
7	LED Locate (LEDL)—RWO Indicates that the LED/SGPIO hardware is attached and ping to locate feature is enabled on the OS.
6	HDD Unlock (HDDLK)—RWO Indicates that the HDD password unlock in the OS is enabled.
5	Intel® RST OROM UI (IRSTOROM)—RWO Indicates the status Intel® RST OROM UI display 0 = The Intel RST OROM UI and Banner are not displayed if all disks and RAID Volumes have a normal status. 1 = The Intel RST OROM UI is displayed.
4	Intel® RRT Enable (RSTE)—RWO Indicates the status of the Intel® Rapid Recovery Technology Support 0 = Disabled 1 = Enabled
3	RAID 5 Enable (R5E)—RWO Indicates the status of RAID 5 Support 0 = Disabled 1 = Enabled
2	RAID 10 Enable (R10E)—RWO Indicates the status of RAID 10 Support 0 = Disabled 1 = Enabled
1	RAID 1 Enable (R1E)—RWO Indicates the status of RAID 1 Support 0 = Disabled 1 = Enabled
0	RAID 0 Enable (ROE)—RWO Indicates the status of RAID 0 Support 0 = Disabled 1 = Enabled



# 14.4.2 **Port Registers (D31:F2)**

Ports not available will result in the corresponding Port DMA register space being reserved. The controller shall ignore writes to the reserved space on write cycles and shall return 0 on read cycle accesses to the reserved location.

Table 14-5. Port [5:0] DMA Register Address Map (Sheet 1 of 4)

ABAR + Offset	Mnemonic	Register
100h-103h	P0CLB	Port 0 Command List Base Address
104h-107h	P0CLBU	Port 0 Command List Base Address Upper 32-Bits
108h-10Bh	P0FB	Port 0 FIS Base Address
10Ch-10Fh	P0FBU	Port 0 FIS Base Address Upper 32-Bits
110h-113h	POIS	Port 0 Interrupt Status
114h-117h	POIE	Port 0 Interrupt Enable
118h-11Bh	P0CMD	Port 0 Command
11Ch-11Fh	_	Reserved
120h-123h	P0TFD	Port 0 Task File Data
124h-127h	POSIG	Port 0 Signature
128h-12Bh	POSSTS	Port 0 Serial ATA Status
12Ch-12Fh	POSCTL	Port 0 Serial ATA Control
130h-133h	POSERR	Port 0 Serial ATA Error
134h-137h	P0SACT	Port 0 Serial ATA Active
138h-13Bh	P0CI	Port 0 Command Issue
13Ch-17Fh	_	Reserved
180h-183h	P1CLB	Port 1 Command List Base Address
184h-187h	P1CLBU	Port 1 Command List Base Address Upper 32-Bits
188h-18Bh	P1FB	Port 1 FIS Base Address
18Ch-18Fh		
	P1FBU	Port 1 FIS Base Address Upper 32-Bits
190h-193h	P1FBU P1IS	Port 1 FIS Base Address Upper 32-Bits Port 1 Interrupt Status
190h-193h 194h-197h		11
	P1IS	Port 1 Interrupt Status
194h-197h	P1IS P1IE	Port 1 Interrupt Status  Port 1 Interrupt Enable
194h-197h 198h-19Bh	P1IS P1IE	Port 1 Interrupt Status  Port 1 Interrupt Enable  Port 1 Command
194h-197h 198h-19Bh 19Ch-19Fh	P1IS P1IE P1CMD	Port 1 Interrupt Status  Port 1 Interrupt Enable  Port 1 Command  Reserved
194h-197h 198h-19Bh 19Ch-19Fh 1A0h-1A3h	P1IS P1IE P1CMD - P1TFD	Port 1 Interrupt Status  Port 1 Interrupt Enable  Port 1 Command  Reserved  Port 1 Task File Data
194h-197h 198h-19Bh 19Ch-19Fh 1A0h-1A3h 1A4h-1A7h	P1IS P1IE P1CMD — P1TFD P1SIG	Port 1 Interrupt Status  Port 1 Interrupt Enable  Port 1 Command  Reserved  Port 1 Task File Data  Port 1 Signature
194h-197h 198h-19Bh 19Ch-19Fh 1A0h-1A3h 1A4h-1A7h 1A8h-1ABh	P1IS P1IE P1CMD  - P1TFD P1SIG P1SSTS	Port 1 Interrupt Status  Port 1 Interrupt Enable  Port 1 Command  Reserved  Port 1 Task File Data  Port 1 Signature  Port 1 Serial ATA Status
194h-197h 198h-19Bh 19Ch-19Fh 1A0h-1A3h 1A4h-1A7h 1A8h-1ABh 1ACh-1AFh	P1IS P1IE P1CMD  - P1TFD P1SIG P1SSTS P1SCTL	Port 1 Interrupt Status  Port 1 Interrupt Enable  Port 1 Command  Reserved  Port 1 Task File Data  Port 1 Signature  Port 1 Serial ATA Status  Port 1 Serial ATA Control
194h-197h 198h-19Bh 19Ch-19Fh 1A0h-1A3h 1A4h-1A7h 1A8h-1ABh 1ACh-1AFh 1B0h-1B3h	P1IS P1IE P1CMD  P1TFD P1SIG P1SSTS P1SCTL P1SERR	Port 1 Interrupt Status  Port 1 Interrupt Enable  Port 1 Command  Reserved  Port 1 Task File Data  Port 1 Signature  Port 1 Serial ATA Status  Port 1 Serial ATA Control  Port 1 Serial ATA Error

Datasheet Datasheet



Table 14-5. Port [5:0] DMA Register Address Map (Sheet 2 of 4)

ABAR + Offset	Mnemonic	Register
200h–27Fh (Mobile Only)	_	Reserved Registers are not available and software must not read from or write to registers.
200h-203h	P2CLB	Port 2 Command List Base Address
204h-207h	P2CLBU	Port 2 Command List Base Address Upper 32-Bits
208h-20Bh	P2FB	Port 2 FIS Base Address
20Ch-20Fh	P2FBU	Port 2 FIS Base Address Upper 32-Bits
210h-213h	P2IS	Port 2 Interrupt Status
214h-217h	P2IE	Port 2 Interrupt Enable
218h-21Bh	P2CMD	Port 2 Command
21Ch-21Fh	_	Reserved
220h-223h	P2TFD	Port 2 Task File Data
224h-227h	P2SIG	Port 2 Signature
228h-22Bh	P2SSTS	Port 2 Serial ATA Status
22Ch-22Fh	P2SCTL	Port 2 Serial ATA Control
230h-233h	P2SERR	Port 2 Serial ATA Error
234h-237h	P2SACT	Port 2 Serial ATA Active
238h-23Bh	P2CI	Port 2 Command Issue
23Ch-27Fh	_	Reserved
23011-27111	_	NC3CI VCU
280h-2FFh (Mobile Only)	_	Reserved Registers are not available and software must not read from or write to registers.
280h-2FFh	– P3CLB	Reserved Registers are not available and software must not read
280h–2FFh (Mobile Only)	_	Reserved Registers are not available and software must not read from or write to registers.
280h-2FFh (Mobile Only) 280h-283h	– P3CLB	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address
280h-2FFh (Mobile Only) 280h-283h 284h-287h	P3CLB	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address Port 3 Command List Base Address Upper 32-Bits
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh	P3CLB P3CLBU P3FB	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address  Port 3 Command List Base Address Upper 32-Bits  Port 3 FIS Base Address
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh	P3CLB P3CLBU P3FB P3FBU	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address  Port 3 Command List Base Address Upper 32-Bits  Port 3 FIS Base Address  Port 3 FIS Base Address Upper 32-Bits
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h	P3CLB P3CLBU P3FB P3FBU P3IS	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address Port 3 Command List Base Address Upper 32-Bits  Port 3 FIS Base Address Port 3 FIS Base Address Upper 32-Bits  Port 3 Interrupt Status
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h	P3CLB P3CLBU P3FB P3FBU P3IS P3IE	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address  Port 3 FIS Base Address  Port 3 FIS Base Address  Port 3 FIS Base Address Upper 32-Bits  Port 3 FIS Base Address Upper 32-Bits  Port 3 Interrupt Status  Port 3 Interrupt Enable
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h 294h-297h 298h-29Bh	P3CLB P3CLBU P3FB P3FBU P3IS P3IE	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address Port 3 Command List Base Address Upper 32-Bits  Port 3 FIS Base Address Port 3 FIS Base Address Upper 32-Bits  Port 3 Interrupt Status  Port 3 Interrupt Enable  Port 3 Command
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h 294h-297h 298h-29Bh	P3CLB P3CLBU P3FB P3FBU P3IS P3IE P3CMD	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address  Port 3 FIS Base Address  Port 3 FIS Base Address  Port 3 FIS Base Address Upper 32-Bits  Port 3 FIS Base Address Upper 32-Bits  Port 3 Interrupt Status  Port 3 Interrupt Enable  Port 3 Command  Reserved
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h 294h-297h 298h-29Bh 29Ch-29Fh 2A0h-2A3h	P3CLB P3CLBU P3FB P3FBU P3IS P3IE P3CMD — P3TFD	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address  Port 3 FIS Base Address  Port 3 FIS Base Address Upper 32-Bits  Port 3 FIS Base Address Upper 32-Bits  Port 3 Interrupt Status  Port 3 Interrupt Enable  Port 3 Command  Reserved  Port 3 Task File Data
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h 294h-297h 298h-29Bh 29Ch-29Fh 2A0h-2A3h	P3CLB P3CLBU P3FB P3FBU P3IS P3IE P3CMD — P3TFD P3SIG	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address  Port 3 FIS Base Address  Port 3 FIS Base Address Upper 32-Bits  Port 3 FIS Base Address Upper 32-Bits  Port 3 Interrupt Status  Port 3 Interrupt Enable  Port 3 Command  Reserved  Port 3 Task File Data  Port 3 Signature
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h 294h-297h 298h-29Bh 29Ch-29Fh 2A0h-2A3h 2A4h-2A7h	P3CLB P3CLBU P3FB P3FBU P3IS P3IE P3CMD — P3TFD P3SIG P3SSTS	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address  Port 3 FIS Base Address  Port 3 FIS Base Address Upper 32-Bits  Port 3 FIS Base Address Upper 32-Bits  Port 3 Interrupt Status  Port 3 Interrupt Enable  Port 3 Command  Reserved  Port 3 Task File Data  Port 3 Signature  Port 3 Serial ATA Status
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h 294h-297h 298h-29Bh 29Ch-29Fh 2A0h-2A3h 2A4h-2A7h 2A8h-2ABh	P3CLB P3CLBU P3FB P3FBU P3IS P3IE P3CMD — P3TFD P3SIG P3SSTS P3SCTL	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address Port 3 FIS Base Address Port 3 FIS Base Address Upper 32-Bits Port 3 FIS Base Address Upper 32-Bits Port 3 Interrupt Status Port 3 Interrupt Enable Port 3 Command Reserved Port 3 Task File Data Port 3 Serial ATA Status Port 3 Serial ATA Control
280h-2FFh (Mobile Only) 280h-283h 284h-287h 288h-28Bh 28Ch-28Fh 290h-293h 294h-297h 298h-29Bh 29Ch-29Fh 2A0h-2A3h 2A4h-2A7h 2A8h-2ABh 2ACh-2AFh 2B0h-2B3h	P3CLB P3CLBU P3FB P3FBU P3IS P3IE P3CMD — P3TFD P3SIG P3SSTS P3SCTL P3SERR	Reserved Registers are not available and software must not read from or write to registers.  Port 3 Command List Base Address  Port 3 FIS Base Address  Port 3 FIS Base Address Upper 32-Bits  Port 3 FIS Base Address Upper 32-Bits  Port 3 Interrupt Status  Port 3 Interrupt Enable  Port 3 Command  Reserved  Port 3 Task File Data  Port 3 Serial ATA Status  Port 3 Serial ATA Control  Port 3 Serial ATA Error



Table 14-5. Port [5:0] DMA Register Address Map (Sheet 3 of 4)

	_	· · · · · · · · · · · · · · · · · · ·
ABAR + Offset	Mnemonic	Register
300h-303h	P4CLB	Port 4 Command List Base Address
304h-307h	P4CLBU	Port 4 Command List Base Address Upper 32-Bits
308h-30Bh	P4FB	Port 4 FIS Base Address
30Ch-30Fh	P4FBU	Port 4 FIS Base Address Upper 32-Bits
310h-313h	P4IS	Port 4 Interrupt Status
314h-317h	P4IE	Port 4 Interrupt Enable
318h-31Bh	P4CMD	Port 4 Command
31Ch-31Fh		Reserved
320h-323h	P4TFD	Port 4 Task File Data
324h-327h	P4SIG	Port 4 Signature
328h-32Bh	P4SSTS	Port 4 Serial ATA Status
32Ch-32Fh	P4SCTL	Port 4 Serial ATA Control
330h-333h	P4SERR	Port 4 Serial ATA Error
334h-337h	P4SACT	Port 4 Serial ATA Active
338h-33Bh	P4CI	Port 4 Command Issue
340h-341h	P4FBSI	Port 4 FIS-Based Switching Control
342h-37Fh	_	Reserved
380h-383h	P5CLB	Port 5 Command List Base Address
384h-387h	P5CLBU	Port 5 Command List Base Address Upper 32-Bits
388h-38Bh	P5FB	Port 5 FIS Base Address
38Ch-38Fh	P5FBU	Port 5 FIS Base Address Upper 32-Bits
390h-393h	P5IS	Port 5 Interrupt Status
394h-397h	P5IE	Port 5 Interrupt Enable
398h-39Bh	P5CMD	Port 5 Command
39Ch-39Fh	_	Reserved
3A0h-3A3h	P5TFD	Port 5 Task File Data
3A4h-3A7h	P5SIG	Port 5 Signature
3A8h-3ABh	P5SSTS	Port 5 Serial ATA Status
3ACh-3AFh	P5SCTL	Port 5 Serial ATA Control
3B0h-3B3h	P5SERR	Port 5 Serial ATA Error
3B4h-3B7h	P5SACT	Port 5 Serial ATA Active
3B8h-3BBh	P5CI	Port 5 Command Issue
3C0h-3C3h	P5FBSI	Port 5 FIS-Based Switching Control
3C4h-3FFh	_	Reserved
400h-403h	P6CLB	Port 6 Command List Base Address
404h-407h	P6CLBU	Port 6 Command List Base Address Upper 32-Bits
408h-40Bh	P6FB	Port 6 FIS Base Address

Datasheet Datasheet



Table 14-5. Port [5:0] DMA Register Address Map (Sheet 4 of 4)

ABAR + Offset	Mnemonic	Register
40Ch-40Fh	P6FBU	Port 6 FIS Base Address Upper 32-Bits
410h-413h	P6IS	Port 6 Interrupt Status
414h-417h	P6IE	Port 6 Interrupt Enable
418h-41Bh	P6CMD	Port 6 Command
41Ch-41Fh	_	Reserved
420h-423h	P6TFD	Port 6 Task File Data
424h-427h	P6SIG	Port 6 Signature
428h-42Bh	P6SSTS	Port 6 Serial ATA Status
42Ch-42Fh	P6SCTL	Port 6 Serial ATA Control
430h-433h	P6SERR	Port 6 Serial ATA Error
434h-437h	-	Reserved
438h-43Bh	P6CI	Port 6Command Issue
43Ch-47Fh	_	Reserved
480h-483h	P7CLB	Port 7 Command List Base Address
484h-487h	P7CLBU	Port 7 Command List Base Address Upper 32-Bits
488h-48Fh	_	Reserved
490h-493h	P7IS	Port 7 Interrupt Status
494h-497h	P7IE	Port 7 Interrupt Enable
498h-49Bh	P7CMD	Port 7 Command
49Ch-4A3h	_	Reserved
4A4h-4A7h	P7SIG	Port 7 Signature
4A8h-4B7h	P7SSTS	Reserved
4B8h-4BBh	P7CI	Port 7 Command Issue
4BCh-FFFh	_	Reserved



# 14.4.2.1 PxCLB—Port [5:0] Command List Base Address Register (D31:F2)

Address Offset: Port 0: ABAR + 100h Attribute: R/W

Port 1: ABAR + 180h

Port 2: ABAR + 200h (Desktop Only) Port 3: ABAR + 280h (Desktop Only)

Port 4: ABAR + 300h Port 5: ABAR + 380h Port 6: ABAR + 400h

Default Value: Undefined Size: 32 bits

Bit	Description
31:10	Command List Base Address (CLB)—R/W. Indicates the 32-bit base for the command list for this port. This base is used when fetching commands to execute. The structure pointed to by this address range is 1 KB in length. This address must be 1-KB aligned as indicated by bits 31:10 being read/write.  Note that these bits are not reset on a Controller reset.
9:0	Reserved

# 14.4.2.2 PxCLBU—Port [5:0] Command List Base Address Upper 32-Bits Register (D31:F2)

Address Offset: Port 0: ABAR + 104h Attribute: R/W

Port 1: ABAR + 184h

Port 2: ABAR + 204h (Desktop Only) Port 3: ABAR + 284h (Desktop Only)

Port 4: ABAR + 304h Port 5: ABAR + 384h Port 6: ABAR + 404h

Default Value: Undefined Size: 32 bits

E	Bit	Description
3:	1:0	Command List Base Address Upper (CLBU)—R/W. Indicates the upper 32-bits for the command list base address for this port. This base is used when fetching commands to execute.  Note that these bits are not reset on a Controller reset.

Datasheet Datasheet



### 14.4.2.3 PxFB—Port [5:0] FIS Base Address Register (D31:F2)

Address Offset: Port 0: ABAR + 108h Attribute: R/W

Port 1: ABAR + 188h

Port 2: ABAR + 208h (Desktop Only) Port 3: ABAR + 288h (Desktop Only)

Port 4: ABAR + 308h Port 5: ABAR + 388h

Port 6: ABAR + 408h

Default Value: Undefined Size: 32 bits

Bit	Description
31:8	FIS Base Address (FB)—R/W. Indicates the 32-bit base for received FISes. The structure pointed to by this address range is 256 bytes in length. This address must be 256-byte aligned, as indicated by bits 31:3 being read/write.  Note that these bits are not reset on a Controller reset.
7:0	Reserved

# 14.4.2.4 PxFBU—Port [5:0] FIS Base Address Upper 32-Bits Register (D31:F2)

Address Offset: Port 0: ABAR + 10Ch Attribute: R/W

Port 1: ABAR + 18Ch

Port 2: ABAR + 20Ch (Desktop Only) Port 3: ABAR + 28Ch (Desktop Only)

Port 4: ABAR + 30Ch Port 5: ABAR + 38Ch Port 6: ABAR + 40Ch

Default Value: Undefined Size: 32 bits

Bit	Description
31:0	Command List Base Address Upper (CLBU)—R/W. Indicates the upper 32-bits for the received FIS base for this port.  Note that these bits are not reset on a Controller reset.



### 14.4.2.5 PxIS—Port [5:0] Interrupt Status Register (D31:F2)

Address Offset: Port 0: ABAR + 110h Attribute: R/WC, RO

Port 1: ABAR + 190h

Port 2: ABAR + 210h (Desktop Only) Port 3: ABAR + 290h (Desktop Only)

Port 4: ABAR + 310h Port 5: ABAR + 390h

Port 6: ABAR + 410h
Default Value: 00000000h Size: 32 bits

Bit	Description
31	Cold Port Detect Status (CPDS)—RO. Cold presence detect is not supported.
30	Task File Error Status (TFES)—R/WC. This bit is set whenever the status register is updated by the device and the error bit (PxTFD.bit 0) is set.
29	<b>Host Bus Fatal Error Status (HBFS)</b> —R/WC. Indicates that the PCH encountered an error that it cannot recover from due to a bad software pointer. In PCI, such an indication would be a target or master abort.
28	<b>Host Bus Data Error Status (HBDS)</b> —R/WC. Indicates that the PCH encountered a data error (uncorrectable ECC / parity) when reading from or writing to system memory.
27	Interface Fatal Error Status (IFS)—R/WC. Indicates that the PCH encountered an error on the SATA interface which caused the transfer to stop.
26	Interface Non-fatal Error Status (INFS)—R/WC. Indicates that the PCH encountered an error on the SATA interface but was able to continue operation.
25	Reserved
24	<b>Overflow Status (OFS)</b> —R/WC. Indicates that the PCH received more bytes from a device than was specified in the PRD table for the command.
23	Reserved
22	PhyRdy Change Status (PRCS)—RO. When set to one, this bit indicates the internal PhyRdy signal changed state. This bit reflects the state of PxSERR.DIAG.N. Unlike most of the other bits in the register, this bit is RO and is only cleared when PxSERR.DIAG.N is cleared.  Note that the internal PhyRdy signal also transitions when the port interface enters partial or slumber power management states. Partial and slumber must be disabled when Surprise Removal Notification is desired, otherwise the power management state transitions will appear as false insertion and removal events.
21:8	Reserved
7	<b>Device Interlock Status (DIS)</b> —R/WC. When set, this bit indicates that a platform interlock switch has been opened or closed, which may lead to a change in the connection state of the device. This bit is only valid in systems that support an interlock switch (CAP.SIS [ABAR+00:bit 28] set).  For systems that do not support an interlock switch, this bit will always be 0.
6	Port Connect Change Status (PCS)—RO. This bit reflects the state of PxSERR.DIAG.X. (ABAR+130h/1D0h/230h/2D0h, bit 26) Unlike other bits in this register, this bit is only cleared when PxSERR.DIAG.X is cleared.  0 = No change in Current Connect Status.  1 = Change in Current Connect Status.
5	<b>Descriptor Processed (DPS)</b> —R/WC. A PRD with the I bit set has transferred all its data.

Datasheet Datasheet



Bit	Description
4	Unknown FIS Interrupt (UFS)—RO. When set to 1, this bit indicates that an unknown FIS was received and has been copied into system memory. This bit is cleared to 0 by software clearing the PxSERR.DIAG.F bit to 0. Note that this bit does not directly reflect the PxSERR.DIAG.F bit. PxSERR.DIAG.F is set immediately when an unknown FIS is detected, whereas this bit is set when the FIS is posted to memory. Software should wait to act on an unknown FIS until this bit is set to 1 or the two bits may become out of sync.
3	<b>Set Device Bits Interrupt (SDBS)</b> —R/WC. A Set Device Bits FIS has been received with the I bit set and has been copied into system memory.
2	<b>DMA Setup FIS Interrupt (DSS)</b> —R/WC. A DMA Setup FIS has been received with the I bit set and has been copied into system memory.
1	<b>PIO Setup FIS Interrupt (PSS)</b> —R/WC. A PIO Setup FIS has been received with the I bit set, it has been copied into system memory, and the data related to that FIS has been transferred.
0	<b>Device to Host Register FIS Interrupt (DHRS)</b> —R/WC. A D2H Register FIS has been received with the I bit set, and has been copied into system memory.

### 14.4.2.6 PxIE—Port [5:0] Interrupt Enable Register (D31:F2)

Address Offset: Port 0: ABAR + 114h Attribute: R/W, RO

Port 1: ABAR + 194h

Port 2: ABAR + 214h (Desktop Only) Port 3: ABAR + 294h (Desktop Only)

Port 4: ABAR + 314h Port 5: ABAR + 394h Port 6: ABAR + 414h

Default Value: 00000000h Size: 32 bits

This register enables and disables the reporting of the corresponding interrupt to system software. When a bit is set (1) and the corresponding interrupt condition is active, then an interrupt is generated. Interrupt sources that are disabled (0) are still reflected in the status registers.

Bit	Description
31	Cold Presence Detect Enable (CPDE)—RO. Cold Presence Detect is not supported.
30	Task File Error Enable (TFEE)—R/W. When set, and GHC.IE and PxTFD.STS.ERR (due to a reception of the error register from a received FIS) are set, the PCH will generate an interrupt.
29	<b>Host Bus Fatal Error Enable (HBFE)</b> —R/W. When set, and GHC.IE and PxSHBFS are set, the PCH will generate an interrupt.
28	<b>Host Bus Data Error Enable (HBDE)</b> —R/W. When set, and GHC.IE and PxS.HBDS are set, the PCH will generate an interrupt.
27	<b>Host Bus Data Error Enable (HBDE)</b> —R/W. When set, GHC.IE is set, and PxIS.HBDS is set, the PCH will generate an interrupt.
26	Interface Non-fatal Error Enable (INFE)—R/W. When set, GHC.IE is set, and PxIS.INFS is set, the PCH will generate an interrupt.
25	Reserved
24	<b>Overflow Error Enable (OFE)</b> —R/W. When set, and GHC.IE and PxS.OFS are set, the PCH will generate an interrupt.
23	Reserved



Bit	Description
22	PhyRdy Change Interrupt Enable (PRCE)—R/W. When set, and GHC.IE is set, and PxIS.PRCS is set, the PCH shall generate an interrupt.
21:8	Reserved
7	Device Interlock Enable (DIE)—R/W. When set, and PxIS.DIS is set, the PCH will generate an interrupt.
	For systems that do not support an interlock switch, this bit shall be a read-only 0.
6	<b>Port Change Interrupt Enable (PCE)—</b> R/W. When set, and GHC.IE and PxS.PCS are set, the PCH will generate an interrupt.
5	<b>Descriptor Processed Interrupt Enable (DPE)—</b> R/W. When set, and GHC.IE and PxS.DPS are set, the PCH will generate an interrupt
4	<b>Unknown FIS Interrupt Enable (UFIE)—</b> R/W. When set, and GHC.IE is set and an unknown FIS is received, the PCH will generate this interrupt.
3	Set Device Bits FIS Interrupt Enable (SDBE)—R/W. When set, and GHC.IE and PxS.SDBS are set, the PCH will generate an interrupt.
2	<b>DMA Setup FIS Interrupt Enable (DSE)</b> —R/W. When set, and GHC.IE and PxS.DSS are set, the PCH will generate an interrupt.
1	<b>PIO Setup FIS Interrupt Enable (PSE)</b> —R/W. When set, and GHC.IE and PxS.PSS are set, the PCH will generate an interrupt.
0	Device to Host Register FIS Interrupt Enable (DHRE)—R/W. When set, and GHC.IE and PxS.DHRS are set, the PCH will generate an interrupt.

Datasheet Datasheet



#### 14.4.2.7 PxCMD—Port [5:0] Command Register (D31:F2)

Address Offset: Port 0: ABAR + 118h Attribute: R/W, RO, R/WO

Port 1: ABAR + 198h

Port 2: ABAR + 218h (Desktop Only) Port 3: ABAR + 298h (Desktop Only)

Port 4: ABAR + 318h Port 5: ABAR + 398h Port 6: ABAR + 418h

Default Value: 0000w00wh Size: 32 bits

where w = 00?0b (for?, see bit description)

Function Level Reset: No (Bit 21, 19 and 18 only)

Bit	Description		
	Interface Communication Control (ICC)—R/W.This is a four bit field that can be used to control reset and power states of the interface. Writes to this field will cause actions on the interface, either as primitives or an OOB sequence, and the resulting status of the interface will be reported in the PxSSTS register (Address offset Port 0:ABAR+124h, Port 1: ABAR+1A4h, Port 2: ABAR+224h, Port 3: ABAR+2A4h, Port 4: ABAR+224h, Port 5: ABAR+2A4h).		
	Value	Definition	
	Fh-7h	Reserved	
	6h	Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The SATA device may reject the request and the interface will remain in its current state	
	5h-3h	Reserved	
31:28	2h	Partial: This will cause the PCH to request a transition of the interface to the partial state. The SATA device may reject the request and the interface will remain in its current state.	
	1h	Active: This will cause the PCH to request a transition of the interface into the active	
	0h	No-Op / Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.	
	When system software writes a non-reserved value other than No-Op (0h), the PCH will perform the action and update this field back to Idle (0h).  If software writes to this field to change the state to a state the link is already in (such as, interface is in the active state and a request is made to go to the active state), the PCH will take no action and return this field to Idle.  NOTE: When the ALPE bit (bit 26) is set, then this register should not be set to 02h or 06h.		
27	Aggressive Slumber / Partial (ASP)—R/W. When set, and the ALPE bit (bit 26) is set, the PCH shall aggressively enter the slumber state when it clears the PxCI register and the PxSACT register is cleared. When cleared, and the ALPE bit is set, the PCH will aggressively enter the partial state when it clears the PxCI register and the PxSACT register is cleared. If CAP.SALP is cleared to 0, software shall treat this bit as reserved.		
26	<b>Aggressive Link Power Management Enable (ALPE)</b> —R/W. When set, the PCH will aggressively enter a lower link power state (partial or slumber) based upon the setting of the ASP bit (bit 27).		



Bit	Description		
BIL	Drive LED on ATAPI Enable (DLAE)—R/W. When set, the PCH will drive the LED pin		
25	active for ATAPI commands (PxCLB[CHz.A] set) in addition to ATA commands. When cleared, the PCH will only drive the LED pin active for ATA commands. See Section 5.16.9 for details on the activity LED.		
24	<b>Device is ATAPI (ATAPI)</b> —R/W. When set, the connected device is an ATAPI device. This bit is used by the PCH to control whether or not to generate the desktop LED when commands are active. See Section 5.16.9 for details on the activity LED.		
23	Reserved		
22	BIOS must set this bit to 0.		
	External SATA Port (ESP)—R/WO.		
21	0 = This port supports internal SATA devices only. 1 = This port will be used with an external SATA device and hot plug is supported. When set, CAP.SXS must also be set.		
20	This bit is not reset by Function Level Reset.		
20	Reserved		
19	Mechanical Switch Attached to Port (MPSP)—R/WO. When interlock switches are supported in the platform (CAP.SIS [ABAR+00h:bit 28] set), this indicates whether this particular port has an interlock switch attached. This bit can be used by system software to enable such features as aggressive power management, as disconnects can always be detected regardless of PHY state with an interlock switch. When this bit is set, it is expected that HPCP (bit 18) in this register is also set.  The PCH takes no action on the state of this bit – it is for system software only. For example, if this bit is cleared, and an interlock switch toggles, the PCH still treats it as a proper interlock switch event.		
	NOTE: This bit is not reset on a Controller reset or by a Function Level Reset.		
18	Hot Plug Capable Port (HPCP)—R/WO.  0 = Port is not capable of Hot-Plug.  1 = Port is Hot-Plug capable.  This indicates whether the platform exposes this port to a device which can be Hot-Plugged. SATA by definition is hot-pluggable, but not all platforms are constructed to allow the device to be removed (it may be screwed into the chassis, for example). This bit can be used by system software to indicate a feature such as "eject device" to the end-user. The PCH takes no action on the state of this bit—it is for system software only. For example, if this bit is cleared, and a Hot-Plug event occurs, the PCH still treats it as a proper Hot-Plug event.  NOTE: This bit is not reset on a Controller reset or by a Function Level Reset.		
17	BIOS must set this bit to 0.		
16	Reserved		
15	<b>Controller Running (CR)</b> —RO. When this bit is set, the DMA engines for a port are running. See section 5.2.2 of the <i>Serial ATA AHCI Specification</i> for details on when this bit is set and cleared by the PCH.		
14	<b>FIS Receive Running (FR)</b> —RO. When set, the FIS Receive DMA engine for the port is running. See section 12.2.2 of the <i>Serial ATA AHCI Specification</i> for details on when this bit is set and cleared by the PCH.		

Datasheet Datasheet



Bit	Description
13	Interlock Switch State (ISS)—RO. For systems that support interlock switches (using CAP.SIS [ABAR+00h:bit 28]), if an interlock switch exists on this port (using ISP in this register), this bit indicates the current state of the interlock switch. A 0 indicates the switch is closed, and a 1 indicates the switch is opened.
	For systems that do not support interlock switches, or if an interlock switch is not attached to this port, this bit reports 0.
12:8	Current Command Slot (CCS)—RO. Indicates the current command slot the PCH is processing. This field is valid when the ST bit is set in this register, and is constantly updated by the PCH. This field can be updated as soon as the PCH recognizes an active command slot, or at some point soon after when it begins processing the command. This field is used by software to determine the current command issue location of the PCH. In queued mode, software shall not use this field, as its value does not represent the current command being executed. Software shall only use PxCI and PxSACT when running queued commands.
7:5	Reserved
4	FIS Receive Enable (FRE)—R/W. When set, the PCH may post received FISes into the FIS receive area pointed to by PxFB (ABAR+108h/188h/208h/288h) and PxFBU (ABAR+10Ch/18Ch/20Ch/28Ch). When cleared, received FISes are not accepted by the PCH, except for the first D2H (device-to-host) register FIS after the initialization sequence.  System software must not set this bit until PxFB (PxFBU) have been programmed with
	a valid pointer to the FIS receive area, and if software wishes to move the base, this bit must first be cleared, and software must wait for the FR bit (bit 14) in this register to be cleared.
3	<b>Command List Override (CLO)</b> —R/W. Setting this bit to 1 causes PxTFD.STS.BSY and PxTFD.STS.DRQ to be cleared to 0. This allows a software reset to be transmitted to the device regardless of whether the BSY and DRQ bits are still set in the PxTFD.STS register. The Controller sets this bit to 0 when PxTFD.STS.BSY and PxTFD.STS.DRQ have been cleared to 0. A write to this register with a value of 0 shall have no effect.
	This bit shall only be set to 1 immediately prior to setting the PxCMD.ST bit to 1 from a previous value of 0. Setting this bit to 1 at any other time is not supported and will result in indeterminate behavior. Software must wait for CLO to be cleared to 0 before setting PxCMD.ST to 1.
2	<b>Power On Device (POD)—</b> RO. Cold presence detect not supported. Defaults to 1.
1	Spin-Up Device (SUD)—R/W / RO. This bit is R/W and defaults to 0 for systems that support staggered spin-up (R/W when CAP.SSS (ABAR+00h:bit 27) is 1). Bit is RO 1 for systems that do not support staggered spin-up (when CAP.SSS is 0).  0 = No action.  1 = On an edge detect from 0 to 1, the PCH starts a COMRESET initialization sequence to the device.  Clearing this bit to 0 does not cause any OOB signal to be sent on the interface. When this bit is cleared to 0 and PxSCTL.DET=0h, the Controller will enter listen mode.
0	Start (ST)—R/W. When set, the PCH may process the command list. When cleared, the PCH may not process the command list. Whenever this bit is changed from a 0 to a 1, the PCH starts processing the command list at entry 0. Whenever this bit is changed from a 1 to a 0, the PxCI register is cleared by the PCH upon the PCH putting the controller into an idle state.  See Section 12.2.1 of the Serial ATA AHCI Specification for important restrictions on when ST can be set to 1.



#### 14.4.2.8 PxTFD—Port [5:0] Task File Data Register (D31:F2)

Address Offset: Port 0: ABAR + 120h Attribute: RO

Port 1: ABAR + 1A0h

Port 2: ABAR + 220h (Desktop Only) Port 3: ABAR + 2A0h (Desktop Only)

Port 4: ABAR + 320h Port 5: ABAR + 3A0h Port 6: ABAR + 420h

Default Value: 0000007Fh Size: 32 bits

This is a 32-bit register that copies specific fields of the task file when FISes are received. The FISes that contain this information are: D2H Register FIS,PIO Setup FIS and Set Device Bits FIS

Bit	Description				
31:16	Reserved				
15:8	Error (ERR)—RO. Contains the latest copy of the task file error register.				
	<b>Status (STS)</b> —RO. Contains the latest copy of the task file status register. Fields of note in this register that affect AHCI.				
	Bit	Field	Definition		
	7	BSY	Indicates the interface is busy		
7:0	6:4	N/A	Not applicable		
	3	DRQ	Indicates a data transfer is requested		
	2:1	N/A	Not applicable		
	0	ERR	Indicates an error during the transfer		

#### 14.4.2.9 PxSIG—Port [5:0] Signature Register (D31:F2)

Address Offset: Port 0: ABAR + 124h Attribute: RO

Port 1: ABAR + 1A4h

Port 2: ABAR + 224h (Desktop Only) Port 3: ABAR + 2A4h (Desktop Only)

Port 4: ABAR + 324h Port 5: ABAR + 3A4h Port 6: ABAR + 424h

Default Value: FFFFFFFh Size: 32 bits

This is a 32-bit register which contains the initial signature of an attached device when the first D2H Register FIS is received from that device. It is updated once after a reset sequence.

Bit	Description			
	<b>Signature (SIG)—</b> RO. Contains the signature received from a device on the first D2 register FIS. The bit order is as follows:			
	Bit	Field		
31:0	31:24	LBA High Register		
	23:16	LBA Mid Register		
	15:8	LBA Low Register		
	7:0	Sector Count Register		

Default Value:



#### 14.4.2.10 PxSSTS—Port [5:0] Serial ATA Status Register (D31:F2)

Address Offset: Port 0: ABAR + 128h Attribute: RO

Port 1: ABAR + 1A8h

Port 2: ABAR + 228h (Desktop Only) Port 3: ABAR + 2A8h (Desktop Only)

Port 4: ABAR + 328h Port 5: ABAR + 3A8h

Port 6: ABAR + 428h 0000000h Size: 32 bits

This is a 32-bit register that conveys the current state of the interface and host. The PCH updates it continuously and asynchronously. When the PCH transmits a COMRESET to the device, this register is updated to its reset values.

Bit	Description				
31:12	Reserved				
	Interface Power Management (IPM)—RO. Indicates the current interface state:				
	Value	Description			
	0h	Device not present or communication not established			
11:8	1h	Interface in active state			
	2h	Interface in PARTIAL power management state			
	6h	Interface in SLUMBER power management state			
	All other va	lues reserved.			
	Current Interface Speed (SPD)—RO. Indicates the negotiated interface communication speed.				
	Value	Description			
7:4	0h	Device not present or communication not established			
7:4	1h	Generation 1 communication rate negotiated			
	2h	Generation 2 communication rate negotiated			
	All other values reserved.				
	The PCH su	pports Gen 1 communication rates (1.5 Gb/s) and Gen 2 rates (3.0 Gb/s).			
	<b>Device Detection (DET)</b> —RO. Indicates the interface device detection and Phy state:				
	Value	Description			
	0h	No device detected and Phy communication not established			
3:0	1h	Device presence detected but Phy communication not established			
3.0	3h	Device presence detected and Phy communication established			
	4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode			
	All other va	lues reserved.			



#### 14.4.2.11 PxSCTL—Port [5:0] Serial ATA Control Register (D31:F2)

Address Offset: Port 0: ABAR + 12Ch Attribute: R/W, RO

Port 1: ABAR + 1ACh

Port 2: ABAR + 22Ch (Desktop Only) Port 3: ABAR + 2ACh (Desktop Only)

Port 4: ABAR + 32Ch Port 5: ABAR + 3ACh Port 6: ABAR + 42Ch

Default Value: 00000004h Size: 32 bits

This is a 32-bit read-write register by which software controls SATA capabilities. Writes to the SControl register result in an action being taken by the PCH or the interface. Reads from the register return the last value written to it.

Bit	Description			
31:16	Reserved			
15:12	Select Power Management (SPM)—R/W. This field is not used by AHCI			
	Interface Power Management Transitions Allowed (IPM)—R/W. Indicates which power states the PCH is allowed to transition to:			
	Value	Description		
11:8	0h	No interface restrictions		
11.0	1h	Transitions to the PARTIAL state disabled		
	2h	Transitions to the SLUMBER state disabled		
	3h	Transitions to both PARTIAL and SLUMBER states disabled		
	All other va	lues reserved		
	<b>Speed Allowed (SPD)</b> —R/W. Indicates the highest allowable speed of the interface. This speed is limited by the CAP.ISS (ABAR+00h:bit 23:20) field.			
	Value	Description		
	0h	No speed negotiation restrictions		
7:4	1h	Limit speed negotiation to Generation 1 communication rate		
	2h	Limit speed negotiation to Generation 2 communication rate		
	The PCH Supports Gen 1 communication rates (1.5 Gb/s) and Gen 2 rates (3.0 Gb/s).			
	<b>Device Detection Initialization (DET)—</b> R/W. Controls the PCH's device detection and interface initialization.			
	Value	Description		
	0h	No device detection or initialization action requested		
	1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized		
3:0	4h	Disable the Serial ATA interface and put Phy in offline mode		
	All other va	lues reserved.		
	When this field is written to a 1h, the PCH initiates COMRESET and starts the initialization process. When the initialization is complete, this field shall remain 1h until set to another value by software.			
	while the PO NOTE: It is	ay only be changed to 1h or 4h when PxCMD.ST is 0. Changing this field CH is running results in undefined behavior. permissible to implement any of the Serial ATA defined behaviors for smission of COMRESET when DET=1h.		



#### 14.4.2.12 PxSERR—Port [5:0] Serial ATA Error Register (D31:F2)

Address Offset: Port 0: ABAR + 130h Attribute: R/WC

Port 1: ABAR + 1B0h

Port 2: ABAR + 230h (Desktop Only) Port 3: ABAR + 2B0h (Desktop Only)

Port 4: ABAR + 330h Port 5: ABAR + 3B0h

Port 6: ABAR + 430h
Default Value: 00000000h Size: 32 bits

Bits 26:16 of this register contain diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes. Bits 11:0 contain error information used by host software in determining the appropriate response to the error condition. If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.

Bit	Description		
31:27	Reserved		
26	<b>Exchanged (X)—</b> R/WC. When set to 1, this bit indicates that a change in device presence has been detected since the last time this bit was cleared. This bit shall always be set to 1 anytime a COMINIT signal is received. This bit is reflected in the POIS.PCS bit.		
25	<b>Unrecognized FIS Type (F)—</b> R/WC. Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized.		
24	<b>Transport state transition error (T)</b> —R/WC. Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.		
23	<b>Transport state transition error (T)—</b> R/WC. Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.		
22	<b>Handshake (H)</b> —R/WC. Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.		
21	<b>CRC Error (C)</b> —R/WC. Indicates that one or more CRC errors occurred with the Link Layer.		
20	Disparity Error (D)—R/WC. This field is not used by AHCI.		
19	<b>10b to 8b Decode Error (B)—</b> R/WC. Indicates that one or more 10b to 8b decoding errors occurred.		
18	Comm Wake (W)—R/WC. Indicates that a Comm Wake signal was detected by the Phy.		
17	Phy Internal Error (I)—R/WC. Indicates that the Phy detected some internal error.		
16	PhyRdy Change (N)—R/WC. When set to 1, this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. In the PCH, this bit will be set when PhyRdy changes from a 0 -> 1 or a 1 -> 0. The state of this bit is then reflected in the PxIS.PRCS interrupt status bit and an interrupt will be generated if enabled. Software clears this bit by writing a 1 to it.		
15:12	Reserved		
11	Internal Error (E)—R/WC. The SATA controller failed due to a master or target abort when attempting to access system memory.		



Bit	Description		
	Protocol Error (P)—R/WC. A violation of the Serial ATA protocol was detected.		
10	NOTE: The PCH does not set this bit for all protocol violations that may occur on the SATA link.		
9	Persistent Communication or Data Integrity Error (C)—R/WC. A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.		
8	<b>Transient Data Integrity Error (T)—</b> R/WC. A data integrity error occurred that was not recovered by the interface.		
7:2	Reserved.		
1	<b>Recovered Communications Error (M)</b> —R/WC. Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.		
0	<b>Recovered Data Integrity Error (I)</b> —R/WC. A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.		

### 14.4.2.13 PxSACT—Port [5:0] Serial ATA Active (D31:F2)

Address Offset: Port 0: ABAR + 134h R/W Attribute:

Port 1: ABAR + 1B4h

Port 2: ABAR + 234h (Desktop Only) Port 3: ABAR + 2B4h (Desktop Only) Port 4: ABAR + 334h Port 5: ABAR + 3B4h

Port 6: ABAR + 434h

Default Value: 00000000h 32 bits Size:

Bit	Description
31:0	<b>Device Status (DS)—</b> R/W. System software sets this bit for SATA queuing operations prior to setting the PxCI.CI bit in the same command slot entry. This field is cleared using the Set Device Bits FIS.  This field is also cleared when PxCMD.ST (ABAR+118h/198h/218h/298h:bit 0) is cleared by software, and as a result of a COMRESET or SRST.



### 14.4.2.14 PxCI—Port [5:0] Command Issue Register (D31:F2)

Address Offset: Port 0: ABAR + 138h Attribute: R/W

Port 1: ABAR + 1B8h

Port 2: ABAR + 238h (Desktop Only) Port 3: ABAR + 2B8h (Desktop Only)

Port 4: ABAR + 338h Port 5: ABAR + 3B8h

Port 6: ABAR + 438h 00000000h

Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	Commands Issued (CI)—R/W. This field is set by software to indicate to the PCH that a command has been built-in system memory for a command slot and may be sent to the device. When the PCH receives a FIS which clears the BSY and DRQ bits for the command, it clears the corresponding bit in this register for that command slot. Bits in this field shall only be set to 1 by software when PxCMD.ST is set to 1.  This field is also cleared when PxCMD.ST (ABAR+118h/198h/218h/298h:bit 0) is cleared by software.

§ §



Datasheet Datasheet



# 15 SATA Controller Registers (D31:F5)

### 15.1 PCI Configuration Registers (SATA-D31:F5)

**Note:** Address locations that are not shown should be treated as Reserved.

All of the SATA registers are in the core well. None of the registers can be locked.

Table 15-1. SATA Controller PCI Register Address Map (SATA-D31:F5) (Sheet 1 of 2)

Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h DID		Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	02B0h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	See register description	See register description
0Ah	SCC	Sub Class Code	See register description	See register description
0Bh	BCC	Base Class Code	01h	RO
0Dh	PMLT	Primary Master Latency Timer	00h	RO
10h-13h	PCMD_BAR	Primary Command Block Base Address	00000001h	R/W, RO
14h-17h	PCNL_BAR	Primary Control Block Base Address	00000001h	R/W, RO
18h-1Bh	SCMD_BAR	Secondary Command Block Base Address	0000001h	R/W, RO
1Ch-1Fh	SCNL_BAR	Secondary Control Block Base Address	00000001h	R/W, RO
20h-23h	BAR	Legacy Bus Master Base Address	00000001h	R/W, RO
24h-27h	SIDPBA	Serial ATA Index / Data Pair Base Address	00000000h	See register description
2Ch-2Dh	SVID	Subsystem Vendor Identification	0000h	R/WO
2Eh-2Fh	SID	Subsystem Identification	0000h	R/WO
34h	CAP	Capabilities Pointer	80h	RO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
40h-41h	IDE_TIM	Primary IDE Timing Register	0000h	R/W
42h-43h	IDE_TIM	Secondary IDE Timing Registers	0000h	R/W



Table 15-1. SATA Controller PCI Register Address Map (SATA-D31:F5) (Sheet 2 of 2)

Offset	Mnemonic	Register Name	Default	Туре
70h-71h	PID	PCI Power Management Capability ID	See register description	RO
72h-73h	PC	PCI Power Management Capabilities	4003h	RO
74h-75h	PMCS	PCI Power Management Control and Status	0008h	R/W, RO, R/WC
90h	MAP	Address Map	00h	R/W
92h-93h	PCS	Port Control and Status	0000h	R/W, RO, R/WC
A8h-ABh	SCAP0	SATA Capability Register 0	0010B012h	RO
ACh-AFh	SCAP1	SATA Capability Register 1	00000048h	RO
B0h-B1h	FLRCID	FLR Capability ID	0009h	RO
B2h-B3h	FLRCLV	FLR Capability Length and Value	2006h	RO
B4h-B5h	FLRCTRL	FLR Control	0000h	R/W, RO
C0h	ATC	APM Trapping Control	00h	R/W
C4h	ATS	ATM Trapping Status	00h	R/WC

**NOTE**: The PCH SATA controller is not arbitrated as a PCI device; therefore, it does not need a master latency timer.

### 15.1.1 VID—Vendor Identification Register (SATA—D31:F5)

Offset Address: 00h-01h Attribute: RO
Default Value: 8086h Size: 16 bit
Lockable: No Power Well: Core

Bit	Description
15:0	Vendor ID—RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

### 15.1.2 DID—Device Identification Register (SATA—D31:F5)

Offset Address: 02h-03h Attribute: RO
Default Value: See bit description Size: 16 bit
Lockable: No Power Well: Core

Bit	Description
15:0	Device ID—RO. This is a 16-bit value assigned to the PCH SATA controller.  NOTE: The value of this field will change dependent upon the value of the MAP Register. See Section and Section 15.1.25



### 15.1.3 PCICMD—PCI Command Register (SATA-D31:F5)

Address Offset: 04h-05h Attribute: RO, R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	Interrupt Disable—R/W. This disables pin-based INTx# interrupts. This bit has no effect on MSI operation.  0 = Internal INTx# messages are generated if there is an interrupt and MSI is not enabled.  1 = Internal INTx# messages will not be generated.
9	Fast Back to Back Enable (FBE)—RO. Reserved as 0.
8	SERR# Enable (SERR_EN)—RO. Reserved as 0.
7	Wait Cycle Control (WCC)—RO. Reserved as 0.
6	Parity Error Response (PER)—R/W.  0 = Disabled. SATA controller will not generate PERR# when a data parity error is detected.  1 = Enabled. SATA controller will generate PERR# when a data parity error is detected.
5	VGA Palette Snoop (VPS)—RO. Reserved as 0.
4	Postable Memory Write Enable (PMWE)—RO. Reserved as 0.
3	Special Cycle Enable (SCE)—RO. Reserved as 0.
2	Bus Master Enable (BME)—R/W. This bit controls the PCH ability to act as a PCI master for IDE Bus Master transfers. This bit does not impact the generation of completions for split transaction commands.
1	<b>Memory Space Enable (MSE)</b> —RO. This controller does not support AHCI; therefore, no memory space is required.
0	<ul> <li>I/O Space Enable (IOSE)—R/W. This bit controls access to the I/O space registers.</li> <li>0 = Disables access to the Legacy or Native IDE ports (both Primary and Secondary) as well as the Bus Master I/O registers.</li> <li>1 = Enable. Note that the Base Address register for the Bus Master registers should be programmed before this bit is set.</li> </ul>



### 15.1.4 PCISTS—PCI Status Register (SATA–D31:F5)

Address Offset: 06h-07h Attribute: R/WC, RO Default Value: 02B0h Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to

the bit has no effect.

Bit	Description
Dit	·
1.5	Detected Parity Error (DPE)—R/WC.
15	0 = No parity error detected by SATA controller. 1 = SATA controller detects a parity error on its interface.
14	Signaled System Error (SSE)—RO. Reserved as 0.
14	
12	Received Master Abort (RMA)—R/WC.
13	0 = Master abort Not generated. 1 = SATA controller, as a master, generated a master abort.
40	1 12
12	Reserved
11	Signaled Target Abort (STA)—RO. Reserved as 0.
10:9	DEVSEL# Timing Status (DEV_STS)—RO.
10.9	01 = Hardwired; Controls the device select time for the SATA controller's PCI interface.
	Data Parity Error Detected (DPED)—R/WC. For PCH, this bit can only be set on
8	read completions received from SiBUS where there is a parity error.
8	1 = SATA controller, as a master, either detects a parity error or sees the parity error line asserted, and the parity error response bit (bit 6 of the command register) is
	set.
7	Fast Back to Back Capable (FB2BC)—RO. Reserved as 1.
6	User Definable Features (UDF)—RO. Reserved as 0.
5	66MHz Capable (66MHZ_CAP)—RO. Reserved as 1.
	Capabilities List (CAP_LIST)—RO. This bit indicates the presence of a capabilities
4	list. The minimum requirement for the capabilities list must be PCI power management
	for the SATA controller.
	Interrupt Status (INTS)—RO. Reflects the state of INTx# messages, IRQ14 or
3	IRQ15.
3	0 = Interrupt is cleared (independent of the state of Interrupt Disable bit in the command register [offset 04h]).
	1 = Interrupt is to be asserted
2:0	Reserved

### 15.1.5 RID—Revision Identification Register (SATA—D31:F5)

Offset Address: 08h Attribute: RO Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

Datasheet Datasheet



### 15.1.6 PI—Programming Interface Register (SATA-D31:F5)

Address Offset: 09h Attribute: RO Default Value: 85h Size: 8 bits

When SCC = 01h

Bit	Description
7	This read-only bit is a 1 to indicate that the PCH supports bus master operation
6:4	Reserved.
3	Secondary Mode Native Capable (SNC)—RO. Indicates whether or not the secondary channel has a fixed mode of operation.  0 = Indicates the mode is fixed and is determined by the (read-only) value of bit 2. This bit will always return 0.
2	Secondary Mode Native Enable (SNE)—RO.  Determines the mode that the secondary channel is operating in.  1 = Secondary controller operating in native PCI mode.  This bit will always return 1.
1	Primary Mode Native Capable (PNC)—RO. Indicates whether or not the primary channel has a fixed mode of operation.  0 = Indicates the mode is fixed and is determined by the (read-only) value of bit 0.  This bit will always return 0.
0	Primary Mode Native Enable (PNE)—RO.  Determines the mode that the primary channel is operating in.  1 = Primary controller operating in native PCI mode.  This bit will always return 1.

### 15.1.7 SCC—Sub Class Code Register (SATA–D31:F5)

Address Offset: 0Ah Attribute: RO Default Value: 01h Size: 8 bits

Bit	Description
7:0	Sub Class Code (SCC)—RO.
	The value of this field determines whether the controller supports legacy IDE mode.

### 15.1.8 BCC—Base Class Code Register (SATA–D31:F5SATA–D31:F5)

Address Offset: 0Bh Attribute: RO Default Value: 01h Size: 8 bits

Bit	Description
7:0	Base Class Code (BCC)—RO.  01h = Mass storage device



### 15.1.9 PMLT—Primary Master Latency Timer Register (SATA–D31:F5)

Address Offset: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bi	it	Description
7:	0	Master Latency Timer Count (MLTC)—RO.  00h = Hardwired. The SATA controller is implemented internally, and is not arbitrated as a PCI device, so it does not need a Master Latency Timer.

### 15.1.10 PCMD\_BAR—Primary Command Block Base Address Register (SATA–D31:F5)

Address Offset: 10h-13h Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	Base Address—R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

NOTE: This 8-byte I/O space is used in native mode for the Primary Controller's Command Block.

### 15.1.11 PCNL\_BAR—Primary Control Block Base Address Register (SATA-D31:F5)

Address Offset: 14h-17h Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:2	Base Address—R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

**NOTE**: This 4-byte I/O space is used in native mode for the Primary Controller's Command Block.



### 15.1.12 SCMD\_BAR—Secondary Command Block Base Address Register (IDE D31:F1)

Address Offset: 18h-1Bh Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	Base Address—R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

 $\mbox{{\bf NOTE:}}$  This 8-byte I/O space is used in native mode for the Secondary Controller's Command Block.

### 15.1.13 SCNL\_BAR—Secondary Control Block Base Address Register (IDE D31:F1)

Address Offset: 1Ch-1Fh Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:2	Base Address—R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

 ${f NOTE}$ : This 4-byte I/O space is used in native mode for the Secondary Controller's Command Block.



### 15.1.14 BAR—Legacy Bus Master Base Address Register (SATA-D31:F5)

Address Offset: 20h-23h Attribute: R/W, RO Default Value: 00000001h Size: 32 bits

The Bus Master IDE interface function uses Base Address register 5 to request a 16-byte IO space to provide a software interface to the Bus Master functions. Only 12 bytes are actually used (6 bytes for primary, 6 bytes for secondary). Only bits [15:4] are used to decode the address.

Bit	Description
31:16	Reserved
15:5	<b>Base Address</b> —R/W. This field provides the base address of the I/O space (16 consecutive I/O locations).
4	Base Address 4 (BA4) — R/W. When SCC is 01h, this bit will be R/W resulting in requesting 16B of I/O space.
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.

### 15.1.15 SIDPBA—SATA Index/Data Pair Base Address Register (SATA-D31:F5)

Address Offset: 24h–27h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

When SCC is 01h

When the programming interface is IDE, the register represents an I/O BAR allocating 16B of I/O space for the I/O mapped registers defined in Section 15.3. Note that although 16B of locations are allocated, some maybe reserved.

Bit	Description
31:16	Reserved
15:4	Base Address (BA)—R/W. Base address of register I/O space
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 1 to indicate a request for I/O space.



### 15.1.16 SVID—Subsystem Vendor Identification Register (SATA–D31:F5)

Address Offset:2Ch-2DhAttribute:R/WODefault Value:0000hSize:16 bitsLockable:NoPower Well:Core

Function Level Reset: No

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)—</b> R/WO. Value is written by BIOS. No hardware action taken on this value.

### 15.1.17 SID—Subsystem Identification Register (SATA-D31:F5)

Address Offset:2Eh-2FhAttribute:R/WODefault Value:0000hSize:16 bitsLockable:NoPower Well:Core

Bit	Description
15:0	<b>Subsystem ID (SID)</b> —R/WO. Value is written by BIOS. No hardware action taken on this value.

### 15.1.18 CAP—Capabilities Pointer Register (SATA-D31:F5)

Address Offset: 34h Attribute: RO Default Value: 70h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (CAP_PTR)</b> —RO. Indicates that the first capability pointer offset is 70h if the Sub Class Code (SCC) (Dev 31:F2:0Ah) is configure as IDE mode (value of 01).

### 15.1.19 INT\_LN—Interrupt Line Register (SATA-D31:F5)

Address Offset: 3Ch Attribute: R/W Default Value: 00h Size: 8 bits

Function Level Reset: No

Bit	Description
7:0	Interrupt Line—R/W. This field is used to communicate to software the interrupt line that the interrupt pin is connected to. These bits are not reset by FLR.

### 15.1.20 INT\_PN—Interrupt Pin Register (SATA-D31:F5)

Address Offset: 3Dh Attribute: RO
Default Value: See Register Description Size: 8 bits

Bit	Description
7:0	Interrupt Pin—RO. This reflects the value of D31IP.SIP1 (Chipset Config Registers:Offset 3100h:bits 11:8).



### 15.1.21 IDE\_TIM—IDE Timing Register (SATA-D31:F5)

Address Offset: Primary: 40h-41h Attribute: R/W

Secondary: 42h-43h

Default Value: 0000h Size: 16 bits

Bit	Description
	IDE Decode Enable (IDE)—R/W. Individually enable/disable the Primary or Secondary decode.
15	0 = Disable. 1 = Enables the PCH to decode the associated Command Blocks (1F0–1F7h for primary, 170–177h for secondary) and Control Block (3F6h for primary and 376h for secondary).
	This bit effects the IDE decode ranges for both legacy and native-Mode decoding.
	<b>NOTE:</b> This bit affects SATA operation in both combined and non-combined ATA modes. See Section 5.16 for more on ATA modes of operation.
14:0	Reserved

### 15.1.22 PID—PCI Power Management Capability Identification Register (SATA–D31:F5)

Address Offset: 70h-71h Attribute: RO Default Value: B001h Size: 16 bits

Bits	Description
15:8	Next Capability (NEXT)—RO. When SCC is 01h, this field will be B0h indicating the next item is FLR Capability Pointer in the list.
7:0	Capability ID (CID)—RO. Indicates that this pointer is a PCI power management.

### 15.1.23 PC—PCI Power Management Capabilities Register (SATA–D31:F5)

Address Offset: 72h-73h Attribute: RO Default Value: 4003h Size: 16 bits

Bits	Description
15:11	<b>PME Support (PME_SUP)</b> —RO. By default with SCC = 01h, the default value of 00000 indicates no PME support in IDE mode.
10	D2 Support (D2_SUP)—RO. Hardwired to 0. The D2 state is not supported
9	D1 Support (D1_SUP)—RO. Hardwired to 0. The D1 state is not supported
8:6	Auxiliary Current (AUX_CUR)—RO. PME# from D3 <sub>COLD</sub> state is not supported, therefore this field is 000b.
5	Device Specific Initialization (DSI)—RO. Hardwired to 0 to indicate that no device-specific initialization is required.
4	Reserved
3	PME Clock (PME_CLK)—RO. Hardwired to 0 to indicate that PCI clock is not required to generate PME#.
2:0	<b>Version (VER)</b> —RO. Hardwired to 011 to indicates support for Revision 1.2 of the PCI Power Management Specification.

Datasheet Datasheet



## 15.1.24 PMCS—PCI Power Management Control and Status Register (SATA–D31:F5)

Address Offset: 74h-75h Default Value: 0008h RO, R/W, R/WC 16 bits Attribute:

Size:

Function Level Reset:No (Bits 8 and 15 only)

Bits	Description			
PME Status (PMES)—R/WC. Bit is set when a PME event is to be requested bit and PMEE is set, a PME# will be generated from the SATA controller.  NOTE: When SCC=01h this bit will be RO 0. Software is advised to clear PM with PMES prior to changing SCC through MAP.SMS.  This bit is not reset by Function Level Reset.				
14:9	Reserved			
8	PME Enable (PMEE)—R/W. When SCC is not 01h, this bit R/W. When set, the SATA controller generates PME# form D3 <sub>HOT</sub> on a wake event.  NOTE: When SCC=01h this bit will be RO 0. Software is advised to clear PMEE together with PMES prior to changing SCC through MAP.SMS.  This bit is not reset by Function Level Reset.			
7:4	Reserved			
3	No Soft Reset (NSFRST)—RO. These bits are used to indicate whether devices transitioning from $D3_{HOT}$ state to D0 state will perform an internal reset. $0$ = Device transitioning from $D3_{HOT}$ state to D0 state perform an internal reset. $1$ = Device transitioning from $D3_{HOT}$ state to D0 state do not perform an internal reset. Configuration content is preserved. Upon transition from the $D3_{HOT}$ state to D0 state initialized state, no additional operating system intervention is required to preserve configuration context beyond writing to the PowerState bits. Regardless of this bit, the controller transition from $D3_{HOT}$ state to D0 state by asystem or bus segment reset will return to the state D0 uninitialized with only PME context preserved if PME is supported and enabled.			
2	Reserved			
Power State (PS)—R/W. These bits are used both to determine the current p state of the SATA controller and to set a new power state.  1:0 00 = D0 state 11 = D3 <sub>HOT</sub> state When in the D3 <sub>HOT</sub> state, the controller's configuration space is available, but t and memory spaces are not. Additionally, interrupts are blocked.				



#### MAP—Address Map Register (SATA–D31:F5) 15.1.25

Address Offset: 90h Attribute: R/W, R/WO, RO

Default Value: 00h Function Level Reset: No (Bits 9:8 only) Size: bits

Bits	Description		
15:8	Reserved.		
7:6	SATA Mode Select (SMS)—R/W. Software programs these bits to control the mode in which the SATA Controller should operate.  00b = IDE Mode All other combinations are reserved.		
5:2	1 1177 7 1 7 7 7		
1:0			



### 15.1.26 PCS—Port Control and Status Register (SATA-D31:F5)

Address Offset: 92h-93h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Function Level Reset: No

By default, the SATA ports are set to the disabled state (bits [5:0] = 0). When enabled by software, the ports can transition between the on, partial, and slumber states and can detect devices. When disabled, the port is in the "off" state and cannot detect any devices.

If an AHCI-aware or RAID enabled operating system is being booted then system BIOS shall insure that all supported SATA ports are enabled prior to passing control to the OS. Once the AHCI aware OS is booted it becomes the enabling/disabling policy owner for the individual SATA ports. This is accomplished by manipulating a port's PxSCTL and PxCMD fields. Because an AHCI or RAID aware OS will typically not have knowledge of the PxE bits and because the PxE bits act as master on/off switches for the ports, preboot software must insure that these bits are set to 1 prior to booting the OS, regardless as to whether or not a device is currently on the port.

Bits	Description				
15:10	Reserved				
9	Port 5 Present (P5P)—RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P1E. This bit is not cleared upon surprise removal of a device.  0 = No device detected.  1 = The presence of a device on Port 1 has been detected.				
8	Port 4 Present (P4P)—RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P0E. This bit is not cleared upon surprise removal of a device.  0 = No device detected.  1 = The presence of a device on Port 0 has been detected.				
7:2	Reserved				
1	Port 5 Enabled (P5E)—R/W.  0 = Disabled. The port is in the 'off' state and cannot detect any devices.  1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  This bit is read-only 0 when MAP.SPD[1]= 1.				
0	Port 4 Enabled (P4E)—R/W.  0 = Disabled. The port is in the 'off' state and cannot detect any devices.  1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  This bit is read-only 0 when MAP.SPD[0]= 1.				



### 15.1.27 SATACRO— SATA Capability Register 0 (SATA-D31:F5)

Address Offset: A8h-ABh Attribute: RO, RWO Default Value: 0010B012h Size: 32 bits

Function Level Reset: No (Bits 15:8 only)

**Note:** When SCC is 01h this register is read-only 0.

Bit	Description			
31:24	Reserved.			
23:20	Major Revision (MAJREV)—RO. Major revision number of the SATA Capability Poin implemented.			
19:16	<b>Minor Revision (MINREV)</b> —RO. Minor revision number of the SATA Capability Pointer implemented.			
15:8	Next Capability Pointer (NEXT)—RWO. Points to the next capability structure.			
7:0	Capability ID (CAP)—RO. The value of 12h has been assigned by the PCI SIG to designate the SATA capability pointer.			

### 15.1.28 SATACR1— SATA Capability Register 1 (SATA-D31:F5)

Address Offset: ACh-AFh Attribute: RO Default Value: 00000048h Size: 32 bits

When SCC is 01h this register is read-only 0.

Bit	Description			
31:16	Reserved.			
15:4	BAR Offset (BAROFST)—RO. Indicates the offset into the BAR where the index/Data pair are located (in DWord granularity). The index and Data I/O registers are located at offset 10h within the I/O space defined by LBAR (BAR4). A value of 004h indicates offset 10h.			
3:0	BAR Location (BARLOC)—RO. Indicates the absolute PCI Configuration Register address of the BAR containing the Index/Data pair (in DWord granularity). The Index and Data I/O registers reside within the space defined by LBAR (BAR4) in the SATA controller. a value of 8h indicates and offset of 20h, which is LBAR (BAR4).			

### 15.1.29 FLRCID— FLR Capability ID (SATA-D31:F5)

Address Offset: B0h-B1h Attribute: RO Default Value: 0009h Size: 16 bits

Bit	Description  Next Capability Pointer—RO. A value of 00h indicates the final item in the Capability List.			
15:8				
7:0	Capability ID—RO. The value of this field depends on the FLRCSSECL bit.  If FLRCSSEL = 0, this field is 13h  If FLRCSSEL = 1, this field is 09h, indicating vendor specific capability.			



### 15.1.30 FLRCLV— FLR Capability Length and Value (SATA-D31:F5)

Address Offset: B2h-B3h Attribute: RO, RWO Default Value: 2006h Size: 16 bits

Function Level Reset:No (Bits 9:8 only)

When FLRCSSEL = 0, this register is defined as follows:

Bit	Description		
15:10	Reserved.		
9	FLR Capability—RWO. This field indicates support for Function Level Reset.		
8	<b>TXP Capability</b> —RWO. This field indicates support for the Transactions Pending (TXP) bit. TXP must be supported if FLR is supported.		
7:0	<b>Capability Length—</b> RO. This field indicates the number of bytes of the Vendor Specific capability as required by the PCI spec. It has the value of 06h for FLR Capability.		

When FLRCSSEL = 1, this register is defined as follows:

Bit	Description			
15:12	<b>Vendor Specific Capability ID—</b> RO. A value of 02h identifies this capability as a Function Level Reset.			
11:8	Capability Version—RO. This field indicates the version of the FLR capability.			
7:0	<b>Capability Length—</b> RO. This field indicates the number of bytes of the Vendor Speci capability as required by the PCI spec. It has the value of 06h for FLR Capability.			

### 15.1.31 FLRCTRL— FLR Control (SATA-D31:F5)

Address Offset: B4h-B5h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description	
15:9	Reserved.	
8	Transactions Pending (TXP)—RO.  0 = Completions for all Non-Posted requests have been received by the controller.  1 = Controller has issued Non-Posted request which has not been completed.	
7:1	Reserved.	
0	Initiate FLR—R/W. Used to initiate FLR transition. A write of 1 indicates FLR transition	



### 15.1.32 ATC—APM Trapping Control Register (SATA-D31:F5)

Address Offset: C0h Attribute: R/W Default Value: 00h Size: 8 bits

Note: This SATA controller does not support legacy I/O access. Therefore, this register is

reserved. Software shall not change the default values of the register; otherwise, the

result will be undefined.

Bit	Description
7:0	Reserved

### 15.1.33 ATC—APM Trapping Control (SATA–D31:F5)

Address Offset: C4h Attribute: R/WC Default Value: 00h Size: 8 bits

**Note:** This SATA controller does not support legacy I/O access. Therefore, this register is

reserved. Software shall not change the default values of the register; otherwise, the

result will be undefined.

Bi	it	Description
7:	0	Reserved



### 15.2 Bus Master IDE I/O Registers (D31:F5)

The bus master IDE function uses 16 bytes of I/O space, allocated using the BAR register, located in Device 31:Function 2 Configuration space, offset 20h. All bus master IDE I/O space registers can be accessed as byte, word, or DWord quantities. Reading reserved bits returns an indeterminate, inconsistent value, and writes to reserved bits have no affect (but should not be attempted). These registers are only used for legacy operation. Software must not use these registers when running AHCI. The description of the I/O registers is shown in Table 15-2.

Table 15-2. Bus Master IDE I/O Register Address Map

BAR+ Offset	Mnemonic	Register	Default	Туре
00	BMICP	Command Register Primary	00h	R/W
01	_	Reserved	_	RO
02	BMISP	Bus Master IDE Status Register Primary	00h	R/W, R/WC, RO
03	_	Reserved	_	RO
04-07	BMIDP	Bus Master IDE Descriptor Table Pointer Primary	xxxxxxxx h	R/W
08	BMICS	Command Register Secondary	00h	R/W
09	_	Reserved	_	RO
0Ah	BMISS	Bus Master IDE Status Register Secondary	00h	R/W, R/WC, RO
0Bh	_	Reserved	_	RO
0Ch-0Fh	BMIDS	Bus Master IDE Descriptor Table Pointer Secondary	xxxxxxxx h	R/W



#### BMIC[P,S]—Bus Master IDE Command Register (D31:F5) 15.2.1

R/W Address Offset: Primary: BAR + 00h Attribute:

Secondary: BAR + 08h 00h Default Value: Size: 8 bits

7:4 Reserved.  Read / Write Control (R/WC)—R/W. This bit sets the direction of the bus master transfer: This bit must NOT be changed when the bus master function is active.  0 = Memory reads 1 = Memory writes  2:1 Reserved.  Start/Stop Bus Master (START)—R/W.  0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.  1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.  NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is cleared to 0 prior to the DMA data transfer being initiated by the drive in a	Read / Write Control (R/WC)—R/W. This bit sets the direction of the bus master transfer: This bit must NOT be changed when the bus master function is active.  0 = Memory reads 1 = Memory writes  2:1 Reserved.  Start/Stop Bus Master (START)—R/W.  0 = All state information is lost when this bit is cleared. Master mode operation car be stopped and then resumed. If this bit is reset while bus master operation is active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Master IDE Status register for that IDE channel is set) and the drive has not ye finished its data transfer (the Interrupt bit in the Bus Master IDE Status register that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.  1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the ID device and memory only when this bit is set. Master operation can be halted be writing a 0 to this bit.  NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleare the Interrupt bit of the Bus Master IDE Status register for that IDE channel	Bit	Description
transfer: This bit must NOT be changed when the bus master function is active.  0 = Memory reads 1 = Memory writes  2:1 Reserved.  Start/Stop Bus Master (START)—R/W.  0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.  1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.  NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is	transfer: This bit must NOT be changed when the bus master function is active.  0 = Memory reads 1 = Memory writes  2:1 Reserved.  Start/Stop Bus Master (START)—R/W.  0 = All state information is lost when this bit is cleared. Master mode operation car be stopped and then resumed. If this bit is reset while bus master operation is active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.  1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the ID device and memory only when this bit is set. Master operation can be halted be writing a 0 to this bit.  NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit cleared to 0 prior to the DMA data transfer being initiated by the drive in a device to memory data transfer, then the PCH will not send DMAT to termin	7:4	Reserved.
Start/Stop Bus Master (START)—R/W.  0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.  1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.  NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is	Start/Stop Bus Master (START)—R/W.  0 = All state information is lost when this bit is cleared. Master mode operation car be stopped and then resumed. If this bit is reset while bus master operation is active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Master IDE Status register for that IDE channel is set) and the drive has not you finished its data transfer (the Interrupt bit in the Bus Master IDE Status register that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.  1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the ID device and memory only when this bit is set. Master operation can be halted be writing a 0 to this bit.  NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit cleared to 0 prior to the DMA data transfer being initiated by the drive in a device to memory data transfer, then the PCH will not send DMAT to termin	3	transfer: This bit must NOT be changed when the bus master function is active.  0 = Memory reads
<ul> <li>0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.</li> <li>1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.</li> <li>NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is</li> </ul>	<ul> <li>0 = All state information is lost when this bit is cleared. Master mode operation car be stopped and then resumed. If this bit is reset while bus master operation is active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Master IDE Status register for that IDE channel is set) and the drive has not you finished its data transfer (the Interrupt bit in the Bus Master IDE Status register that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.</li> <li>1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the ID device and memory only when this bit is set. Master operation can be halted be writing a 0 to this bit.</li> <li>NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit cleared to 0 prior to the DMA data transfer being initiated by the drive in a device to memory data transfer, then the PCH will not send DMAT to termin</li> </ul>	2:1	Reserved.
		0	<ul> <li>0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.</li> <li>1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F1:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.</li> <li>NOTE: This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is cleared to 0 prior to the DMA data transfer being initiated by the drive in a</li> </ul>



### 15.2.2 BMIS[P,S]—Bus Master IDE Status Register (D31:F5)

Address Offset: Primary: BAR + 02h Attribute: R/W, R/WC, RO

Secondary: BAR + 0Ah

Default Value: 00h Size: 8 bits

_	
Bit	Description
7	PRD Interrupt Status (PRDIS)—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = This bit is set when the host controller execution of a PRD that has its PRD_INT bit set.
6	Reserved.
5	Drive O DMA Capable—R/W.  0 = Not Capable  1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 0 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance. The PCH does not use this bit. It is intended for systems that do not attach BMIDE to the PCI bus.
4:3	Reserved.
2	Interrupt—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = Set when a device FIS is received with the 'I' bit set, provided that software has not disabled interrupts using the IEN bit of the Device Control Register (see chapter 5 of the Serial ATA Specification, Revision 1.0a).
1	Error—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = This bit is set when the controller encounters a target abort or master abort when transferring data on PCI.
0	Bus Master IDE Active (ACT)—RO.  0 = This bit is cleared by the PCH when the last transfer for a region is performed, where EOT for that region is set in the region descriptor. It is also cleared by the PCH when the Start Bus Master bit (D31:F5:BAR+ 00h, bit 0) is cleared in the Command register. When this bit is read as a 0, all data transferred from the drive during the previous bus master command is visible in system memory, unless the bus master command was aborted.  1 = Set by the PCH when the Start bit is written to the Command register.

### 15.2.3 BMID[P,S]—Bus Master IDE Descriptor Table Pointer Register (D31:F5)

Address Offset: Primary: BAR + 04h-07h Attribute: R/W

Secondary: BAR + 0Ch-0Fh

Default Value: All bits undefined Size: 32 bits

Bit	Description
31:2	Address of Descriptor Table (ADDR)—R/W. The bits in this field correspond to bits [31:2] of the memory location of the Physical Region Descriptor (PRD). The Descriptor Table must be DWord-aligned. The Descriptor Table must not cross a 64-K boundary in memory.
1:0	Reserved



### 15.3 Serial ATA Index/Data Pair Superset Registers

All of these I/O registers are in the core well. They are exposed only when SCC is 01h (that is, IDE programming interface) and the controller is not in combined mode. These are Index/Data Pair registers that are used to access the SerialATA superset registers (SerialATA Status, SerialATA Control and SerialATA Error). The I/O space for these registers is allocated through SIDPBA. Locations with offset from 08h to 0Fh are reserved for future expansion. Software-write operations to the reserved locations shall have no effect while software-read operations to the reserved locations shall return 0.

#### 15.3.1 SINDX—SATA Index Register (D31:F5)

Address Offset: SIDPBA + 00h Attribute: R/W Default Value: 00000000h Size: 32 bits

Note:

These are Index/Data Pair Registers that are used to access the SSTS, SCTL, and SERR. The I/O space for these registers is allocated through SIDPBA.

Bit	Description
31:16	Reserved
15:8	Port Index (PIDX)— R/W. This Index field is used to specify the port of the SATA controller at which the port-specific SSTS, SCTL, and SERR registers are located.  00h = Primary Master (Port 4)  02h = Secondary Master (Port 5)  All other values are Reserved.
7:0	Register Index (RIDX)— R/W. This Index field is used to specify one out of three registers currently being indexed into.  00h = SSTS  01h = SCTL  02h = SERR  All other values are Reserved

### 15.3.2 SDATA—SATA Index Data Register (D31:F5)

Address Offset: SIDPBA + 04h Attribute: R/W Default Value: All bits undefined Size: 32 bits

Note:

These are Index/Data Pair Registers that are used to access the SSTS, SCTL, and SERR. The I/O space for these registers is allocated through SIDPBA.

Bit	Description
31:0	Data (DATA)— R/W. This Data register is a "window" through which data is read or written to the memory mapped registers. A read or write to this Data register triggers a corresponding read or write to the memory mapped register pointed to by the Index register. The Index register must be setup prior to the read or write to this Data register.
	Note that a physical register is not actually implemented as the data is actually stored in the memory mapped registers.
	Since this is not a physical register, the "default" value is the same as the default value of the register pointed to by Index.



#### 15.3.2.1 PxSSTS—Serial ATA Status Register (D31:F5)

Address Offset: Attribute: RO
Default Value: 0000000h Size: 32 bits

SDATA when SINDX.RIDX is 00h. This is a 32-bit register that conveys the current state of the interface and host. The PCH updates it continuously and asynchronously. When the PCH transmits a COMRESET to the device, this register is updated to its reset values.

Bit	Description			
31:12	Reserved			
	Interface Power Management (IPM)—RO. Indicates the current interface state:			
	Value	Description		
	0h	Device not present or communication not established		
11:8	1h	Interface in active state		
	2h	Interface in PARTIAL power management state		
	6h	Interface in SLUMBER power management state		
	All other va	lues reserved.		
	Current In communica	terface Speed (SPD)—RO. Indicates the negotiated interface tion speed.		
	Value	Description		
7:4	0h	Device not present or communication not established		
	1h	Generation 1 communication rate negotiated		
	2h	Generation 2 communication rate negotiated		
	All other va	lues reserved.		
	The PCH Su (3.0 Gb/s).	pports Gen 1 communication rates (1.5 Gb/s) and Gen 2 rates		
	Device Det	tection (DET)—RO. Indicates the interface device detection and Phy state:		
	Value	Description		
	0h	No device detected and Phy communication not established		
3:0	1h	Device presence detected but Phy communication not established		
	3h	Device presence detected and Phy communication established		
	4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode		
	All other va	lues reserved.		



#### 15.3.2.2 PxSCTL—Serial ATA Control Register (D31:F5)

Address Offset: Attribute: R/W, RO Default Value: 00000004h Size: 32 bits

SDATA when SINDX.RIDX is 01h. This is a 32-bit read-write register by which software controls SATA capabilities. Writes to the SControl register result in an action being taken by the PCH or the interface. Reads from the register return the last value written to it

Bit		Description		
31:16	Reserved			
15:12	Select Power Management (SPM)—RO. This field is not used by AHCI.			
		<b>Interface Power Management Transitions Allowed (IPM)—</b> R/W. Indicates which power states the PCH is allowed to transition to:		
	Value	Description		
	0h	No interface restrictions		
11:8	1h	Transitions to the PARTIAL state disabled		
	2h	Transitions to the SLUMBER state disabled		
	3h	Transitions to both PARTIAL and SLUMBER states disabled		
	All other va	lues reserved		
		wed (SPD)—R/W. Indicates the highest allowable speed of the interface. is limited by the CAP.ISS (ABAR+00h:bit 23:20) field.		
	Value	Description		
	0h	No speed negotiation restrictions		
7:4	1h	Limit speed negotiation to Generation 1 communication rate		
	2h	Limit speed negotiation to Generation 2 communication rate		
		lues reserved. upports Gen 1 communication rates (1.5 Gb/s) and Gen 2 rates		
		tection Initialization (DET)—R/W. Controls the PCH's device detection ce initialization.		
3:0	Value	Description		
	0h	No device detection or initialization action requested		
	1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized		
	4h	Disable the Serial ATA interface and put Phy in offline mode		
	All other values reserved.  When this field is written to a 1h, the PCH initiates COMRESET and starts the initialization process. When the initialization is complete, this field shall remain 1h until set to another value by software.  This field may only be changed to 1h or 4h when PxCMD.ST is 0. Changing this field while the PCH is running results in undefined behavior.			

Datasheet Datasheet



#### 15.3.2.3 PxSERR—Serial ATA Error Register (D31:F5)

Address Offset: Attribute: R/WC Default Value: 0000000h Size: 32 bits

SDATA when SINDx.RIDX is 02h. Bits 26:16 of this register contain diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes. Bits 11:0 contain error information used by host software in determining the appropriate response to the error condition. If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.

Bit	Description
31:27	Reserved
26	<b>Exchanged (X)</b> —R/WC. When set to 1, this bit indicates that a change in device presence has been detected since the last time this bit was cleared. This bit shall always be set to 1 anytime a COMINIT signal is received. This bit is reflected in the POIS.PCS bit.
25	<b>Unrecognized FIS Type (F)</b> —R/WC. Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized.
24	<b>Transport state transition error (T)—</b> R/WC. Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
23	<b>Transport state transition error (T)—</b> R/WC. Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
22	<b>Handshake (H)</b> —R/WC. Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	<b>CRC Error (C)</b> —R/WC. Indicates that one or more CRC errors occurred with the Link Layer.
20	Disparity Error (D)—R/WC. This field is not used by AHCI.
19	<b>10b to 8b Decode Error (B)—</b> R/WC. Indicates that one or more 10b to 8b decoding errors occurred.
18	Comm Wake (W)—R/WC. Indicates that a Comm Wake signal was detected by the Phy.
17	Phy Internal Error (I)—R/WC. Indicates that the Phy detected some internal error.
16	<b>PhyRdy Change (N)</b> —R/WC. When set to 1, this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. In the PCH, this bit will be set when PhyRdy changes from a $0 \rightarrow 1$ or a $1 \rightarrow 0$ . The state of this bit is then reflected in the PxIS.PRCS interrupt status bit and an interrupt will be generated if enabled. Software clears this bit by writing a 1 to it.
15:12	Reserved
11	Internal Error (E)—R/WC. The SATA controller failed due to a master or target abort when attempting to access system memory.
10	Protocol Error (P)—R/WC. A violation of the Serial ATA protocol was detected.  NOTE: The PCH does not set this bit for all protocol violations that may occur on the SATA link.



Bit	Description
9	Persistent Communication or Data Integrity Error (C)—R/WC. A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.
8	<b>Transient Data Integrity Error (T)—</b> R/WC. A data integrity error occurred that was not recovered by the interface.
7:2	Reserved.
1	<b>Recovered Communications Error (M)</b> —R/WC. Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.
0	<b>Recovered Data Integrity Error (I)</b> —R/WC. A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.

§§

Datasheet Datasheet



# 16 EHCI Controller Registers (D29:F0, D26:F0)

# 16.1 USB EHCI Configuration Registers (USB EHCI—D29:F0, D26:F0)

**Note:** Register address locations that are not shown in Table 16-1 should be treated as Reserved (see Section 9.2 for details).

Table 16-1. USB EHCI PCI Register Address Map (USB EHCI—D29:F0, D26:F0) (Sheet 1 of 2)

Offset	Mnemonic	Register Name	Default Value	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0290h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	20h	RO
0Ah	SCC	Sub Class Code	03h	RO
0Bh	BCC	Base Class Code	0Ch	RO
0Dh	PMLT	Primary Master Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	80h	RO
10h-13h	MEM_BASE	Memory Base Address	00000000h	R/W, RO
2Ch-2Dh	SVID	USB EHCI Subsystem Vendor Identification	XXXXh	R/W
2Eh-2Fh	SID	USB EHCI Subsystem Identification	XXXXh	R/W
34h	CAP_PTR	Capabilities Pointer	50h	RO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
50h	PWR_CAPID	PCI Power Management Capability ID	01h	RO
51h	NXT_PTR1	Next Item Pointer	58h	R/W
52h-53h	PWR_CAP	Power Management Capabilities	C9C2h	R/W
54h-55h	PWR_CNTL_STS	Power Management Control/ Status	0000h	R/W, R/WC, RO
58h	DEBUG_CAPID	Debug Port Capability ID	0Ah	RO
59h	NXT_PTR2	Next Item Pointer #2	98h	RO
5Ah-5Bh	DEBUG_BASE	Debug Port Base Offset	20A0h	RO



### Table 16-1. USB EHCI PCI Register Address Map (USB EHCI—D29:F0, D26:F0) (Sheet 2 of 2)

0.55		5	5 6 11 17 1	_
Offset	Mnemonic	Register Name	Default Value	Туре
60h	USB_RELNUM	USB Release Number	20h	RO
61h	FL_ADJ	Frame Length Adjustment	20h	R/W
62h-63h	PWAKE_CAP	Port Wake Capabilities	01FFh	R/W
64h-67h	_	Reserved	_	_
68h-6Bh	LEG_EXT_CAP	USB EHCI Legacy Support Extended Capability	0000001h	R/W, RO
6Ch-6Fh	LEG_EXT_CS	USB EHCI Legacy Extended Support Control/Status	00000000h	R/W, R/WC, RO
70h-73h	SPECIAL_SMI	Intel Specific USB 2.0 SMI	00000000h	R/W, R/WC
74h-7Fh	_	Reserved	_	_
80h	ACCESS_CNTL	Access Control	00h	R/W
84h	EHCIIR1	EHCI Initialization Register 1	03081F01h	R/W, RWL
98h	FLR_CID	FLR Capability ID	09h	RO
99h	FLR_NEXT	FLR Next Capability Pointer	00h	RO
9Ah-9Bh	FLR_CLV	FLR Capability Length and Version	2006h	RO, R/WO
9Ch	FLR_CTRL	FLR Control	00h	R/W
9Dh	FLR_STAT	FLR Status	00h	RO

Note:

All configuration registers in this section are in the core well and reset by a core well reset and the D3-to-D0 warm reset, except as noted.

### 16.1.1 VID—Vendor Identification Register (USB EHCI—D29:F0, D26:F0)

Offset Address: 00h-01h Attribute: RO Default Value: 8086h Size: 16 bits

Bit	Description
15:0	Vendor ID—RO. This is a 16-bit value assigned to Intel.

## 16.1.2 DID—Device Identification Register (USB EHCI—D29:F0, D26:F0)

Offset Address: 02h-03h Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description
	<b>Device ID</b> —RO. This is a 16-bit value assigned to the PCH USB EHCI controller. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.

Datasheet Datasheet



# 16.1.3 PCICMD—PCI Command Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 04h-05h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	Interrupt Disable—R/W.  0 = The function is capable of generating interrupts.  1 = The function can not generate its interrupt to the interrupt controller.  Note that the corresponding Interrupt Status bit (D29:F0, D26:F0:06h, bit 3) is not affected by the interrupt enable.
9	Fast Back to Back Enable (FBE)—RO. Hardwired to 0.
8	SERR# Enable (SERR_EN)—R/W.  0 = Disables EHC's capability to generate an SERR#.  1 = The Enhanced Host controller (EHC) is capable of generating (internally) SERR# in the following cases:  • When it receive a completion status other than "successful" for one of its DMA initiated memory reads on DMI (and subsequently on its internal interface).  • When it detects an address or command parity error and the Parity Error Response bit is set.  • When it detects a data parity error (when the data is going into the EHC) and the Parity Error Response bit is set.
7	Wait Cycle Control (WCC)—RO. Hardwired to 0.
6	<ul> <li>Parity Error Response (PER)—R/W.</li> <li>0 = The EHC is not checking for correct parity (on its internal interface).</li> <li>1 = The EHC is checking for correct parity (on its internal interface) and halt operation when bad parity is detected during the data phase.</li> <li>NOTE: If the EHC detects bad parity on the address or command phases when the bit is set to 1, the host controller does not take the cycle. It halts the host controller (if currently not halted) and sets the Host System Error bit in the USBSTS register. This applies to both requests and completions from the system interface.</li> <li>This bit must be set for the parity errors to generate SERR#.</li> </ul>
5	VGA Palette Snoop (VPS)—RO. Hardwired to 0.
4	Postable Memory Write Enable (PMWE)—RO. Hardwired to 0.
3	Special Cycle Enable (SCE)—RO. Hardwired to 0.
2	Bus Master Enable (BME)—R/W.  0 = Disables this functionality.  1 = Enables the PCH to act as a master on the PCI bus for USB transfers.
1	Memory Space Enable (MSE)—R/W. This bit controls access to the USB 2.0 Memory Space registers.  0 = Disables this functionality.  1 = Enables accesses to the USB 2.0 registers. The Base Address register (D29:F0, D26:F0:10h) for USB 2.0 should be programmed before this bit is set.  I/O Space Enable (IOSE)—RO. Hardwired to 0.



# 16.1.4 PCISTS—PCI Status Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 06h-07h Attribute: R/WC, RO Default Value: 0290h Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to

the bit has no effect.

Bit	Description
	Detected Parity Error (DPE)—R/WC.
	<ul> <li>0 = No parity error detected.</li> <li>1 = This bit is set by the PCH when a parity error is seen by the EHCI controller, regardless of the setting of bit 6 or bit 8 in the Command register or any other conditions.</li> </ul>
14	Signaled System Error (SSE)—R/WC.  0 = No SERR# signaled by the PCH.  1 = This bit is set by the PCH when it signals SERR# (internally). The SER_EN bit (bit 8 of the Command Register) must be 1 for this bit to be set.
1	Received Master Abort (RMA)—R/WC.
	<ul> <li>0 = No master abort received by EHC on a memory access.</li> <li>1 = This bit is set when EHC, as a master, receives a master abort status on a memory access. This is treated as a Host Error and halts the DMA engines. This event can optionally generate an SERR# by setting the SERR# Enable bit.</li> </ul>
I	Received Target Abort (RTA)—R/WC.
	<ul> <li>0 = No target abort received by EHC on memory access.</li> <li>1 = This bit is set when EHC, as a master, receives a target abort status on a memory access. This is treated as a Host Error and halts the DMA engines. This event can optionally generate an SERR# by setting the SERR# Enable bit (D29:F0, D26:F0:04h, bit 8).</li> </ul>
11 1	Signaled Target Abort (STA)—RO. This bit is used to indicate when the EHCI function responds to a cycle with a target abort. There is no reason for this to happen, so this bit is hardwired to 0.
	DEVSEL# Timing Status (DEVT_STS)—RO. This 2-bit field defines the timing for DEVSEL# assertion.
I	Master Data Parity Error Detected (DPED)—R/WC.
	<ul> <li>0 = No data parity error detected on USB2.0 read completion packet.</li> <li>1 = This bit is set by the PCH when a data parity error is detected on a USB 2.0 read completion packet on the internal interface to the EHCI host controller and bit 6 of the Command register is set to 1.</li> </ul>
7 1	Fast Back to Back Capable (FB2BC)—RO. Hardwired to 1.
6 1	User Definable Features (UDF)—RO. Hardwired to 0.
5 (	66 MHz Capable (66 MHz _CAP)—RO. Hardwired to 0.
1 4	Capabilities List (CAP_LIST)—RO. Hardwired to 1 indicating that offset 34h contains a valid capabilities pointer.
3 (i	Interrupt Status—RO. This bit reflects the state of this function's interrupt at the input of the enable/disable logic.  0 = This bit will be 0 when the interrupt is de-asserted.  1 = This bit is a 1 when the interrupt is asserted.  The value reported in this bit is independent of the value in the Interrupt Enable bit.
2:0	Reserved



## 16.1.5 RID—Revision Identification Register (USB EHCI—D29:F0, D26:F0)

Offset Address: 08h Attribute: RO Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

### 16.1.6 PI—Programming Interface Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 09h Attribute: RO Default Value: 20h Size: 8 bits

Bit	Description
7:0	<b>Programming Interface</b> —RO. A value of 20h indicates that this USB 2.0 host controller conforms to the EHCI Specification.

## 16.1.7 SCC—Sub Class Code Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 0Ah Attribute: RO Default Value: 03h Size: 8 bits

Bit	Description
7:0	Sub Class Code (SCC)—RO.  03h = Universal serial bus host controller.

## 16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 0Bh Attribute: RO Default Value: 0Ch Size: 8 bits

Bit	Description
1 / 1 1	Base Class Code (BCC)—RO.
	0Ch = Serial bus controller.



## 16.1.9 PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Master Latency Timer Count (MLTC)—RO. Hardwired to 00h. Because the EHCI controller is internally implemented with arbitration on an interface (and not PCI), it does not need a master latency timer.

## 16.1.10 HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 0Eh Attribute: RO Default Value: 80h Size: 8 bits

Bit	Description
7	Multi-Function Device—RO. When set to '1' indicates this is a multifunction device:  0 = Single-function device  1 = Multi-function device.  When RMH is enabled, this bit defaults to 1. When RMH is disabled, this bit defaults to 0.
6:0	Configuration Layout. Hardwired to 00h, which indicates the standard PCI configuration layout.

## 16.1.11 MEM\_BASE—Memory Base Address Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 10h-13h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:10	Base Address—R/W. Bits [31:10] correspond to memory address signals [31:10], respectively. This gives 1-KB of locatable memory space aligned to 1-KB boundaries.
9:4	Reserved
3	<b>Prefetchable</b> —RO. Hardwired to 0 indicating that this range should not be prefetched.
2:1	<b>Type</b> —RO. Hardwired to 00b indicating that this range can be mapped anywhere within 32-bit address space.
0	<b>Resource Type Indicator (RTE)</b> —RO. Hardwired to 0 indicating that the base address field in this register maps to memory space.



## 16.1.12 SVID—USB EHCI Subsystem Vendor ID Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 2Ch-2Dh Attribute: R/W Default Value: XXXXh Size: 16 bits

Reset: None

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)</b> —R/W. This register, in combination with the USB 2.0 Subsystem ID register, enables the operating system to distinguish each subsystem from the others.
	NOTE: Writes to this register are enabled when the WRT_RDONLY bit (D29:F0, D26:F0:80h, bit 0) is set to 1.

## 16.1.13 SID—USB EHCI Subsystem ID Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 2Eh-2Fh Attribute: R/W Default Value: XXXXh Size: 16 bits

Reset: None

Bit	Description
15:0	Subsystem ID (SID)—R/W. BIOS sets the value in this register to identify the Subsystem ID. This register, in combination with the Subsystem Vendor ID register, enables the operating system to distinguish each subsystem from other(s).
	NOTE: Writes to this register are enabled when the WRT_RDONLY bit (D29:F0, D26:F0:80h, bit 0) is set to 1.

## 16.1.14 CAP\_PTR—Capabilities Pointer Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 34h Attribute: RO
Default Value: 50h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (CAP_PTR)</b> —RO. This register points to the starting offset of the USB 2.0 capabilities ranges.

## 16.1.15 INT\_LN—Interrupt Line Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 3Ch Attribute: R/W Default Value: 00h Size: 8 bits

Function Level Reset: No

Bit	Description
7:0	Interrupt Line (INT_LN)—R/W. This data is not used by the PCH. It is used as a scratchpad register to communicate to software the interrupt line that the interrupt pin is connected to.



## 16.1.16 INT\_PN—Interrupt Pin Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 3Dh Attribute: RO Default Value: See Description Size: 8 bits

Bit	Description
7:0	Interrupt Pin—RO. This reflects the value of D29IP.E1IP (Chipset Config Registers:Offset 3108:bits 3:0) or D26IP.E2IP (Chipset Config Registers:Offset 3114:bits 3:0).  NOTE: Bits 7:4 are always 0h.

## 16.1.17 PWR\_CAPID—PCI Power Management Capability ID Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 50h Attribute: RO Default Value: 01h Size: 8 bits

Bit	Description	
7:0	<b>Power Management Capability I D</b> —RO. A value of 01h indicates that this is a PCI Power Management capabilities field.	

## 16.1.18 NXT\_PTR1—Next I tem Pointer #1 Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 51h Attribute: R/W Default Value: 58h Size: 8 bits

Bit	Description	
7:0	Next I tem Pointer 1 Value—R/W (special). This register defaults to 58h, which indicates that the next capability registers begin at configuration offset 58h. This register is writable when the WRT_RDONLY bit (D29:F0, D26:F0:80h, bit 0) is set. This allows BIOS to effectively hide the Debug Port capability registers, if necessary. This register should only be written during system initialization before the plug-and-play software has enabled any master-initiated traffic. Only values of 58h (Debug Port and FLR capabilities visible) and 98h (Debug Port invisible, next capability is FLR) are expected to be programmed in this register.  NOTE: Register not reset by D3-to-D0 warm reset.	



## 16.1.19 PWR\_CAP—Power Management Capabilities Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 52h-53h Attribute: R/W, RO Default Value: C9C2h Size: 16 bits

Bit	Description	
15:11	PME Support (PME_SUP)—R/W. This 5-bit field indicates the power states in which the function may assert PME#. The PCH EHC does not support the D1 or D2 states. For all other states, the PCH EHC is capable of generating PME#. Software should never need to modify this field.	
10	D2 Support (D2_SUP)—RO. 0 = D2 State is not supported	
9	D1 Support (D1_SUP)—RO. 0 = D1 State is not supported	
8:6	Auxiliary Current (AUX_CUR)—R/W. The PCH EHC reports 375 mA maximum suspend well current required when in the D3 <sub>COLD</sub> state.	
5	<b>Device Specific Initialization (DSI)</b> — RO. The PCH reports 0, indicating that no device-specific initialization is required.	
4	Reserved	
3	PME Clock (PME_CLK)—RO. The PCH reports 0, indicating that no PCI clock is required to generate PME#.	
2:0	<b>Version (VER)</b> —RO. The PCH reports 010b, indicating that it complies with Revision 1.1 of the PCI Power Management Specification.	

#### NOTES:

- 1. Normally, this register is read-only to report capabilities to the power management software. To report different power management capabilities, depending on the system in which the PCH is used, bits 15:11 and 8:6 in this register are writable when the WRT\_RDONLY bit (D29:F0, D26:F0:80h, bit 0) is set. The value written to this register does not affect the hardware other than changing the value returned during a read.
- 2. Reset: core well, but not D3-to-D0 warm reset.



### 16.1.20 PWR\_CNTL\_STS—Power Management Control/ Status Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 54h-55h R/W, R/WC, RO Attribute: 16 bits

Default Value: 0000h Size:

Function Level Reset: No (Bits 8 and 15 only)

Bit	Description		
15	<ul> <li>PME Status—R/WC.</li> <li>0 = Writing a 1 to this bit will clear it and cause the internal PME to de-assert (if enabled).</li> <li>1 = This bit is set when the PCH EHC would normally assert the PME# signal independent of the state of the PME_En bit.</li> <li>NOTE: This bit must be explicitly cleared by the operating system each time the operating system is loaded.</li> <li>This bit is not reset by Function Level Reset.</li> </ul>		
Data Scale—RO. Hardwired to 00b indicating it does not support the associated register.			
12:9	Data Select—RO. Hardwired to 0000b indicating it does not support the associated Data register.		
8	PME Enable—R/W.  0 = Disable.  1 = Enables the PCH EHC to generate an internal PME signal when PME_Status is 1.  NOTE: This bit must be explicitly cleared by the operating system each time it is initially loaded.  This bit is not reset by Function Level Reset.		
7:2	Reserved		
1:0	<b>Power State</b> —R/W. This 2-bit field is used both to determine the current power state of EHC function and to set a new power state. The definition of the field values are: $00 = D0$ state $11 = D3_{HOT}$ state  If software attempts to write a value of 10b or 01b in to this field, the write operation must complete normally; however, the data is discarded and no state change occurs. When in the $D3_{HOT}$ state, the PCH must not accept accesses to the EHC memory range; but the configuration space must still be accessible. When not in the D0 state, the generation of the interrupt output is blocked. Specifically, the PIRQH is not asserted by the PCH when not in the D0 state.  When software changes this value from the $D3_{HOT}$ state to the D0 state, an internal warm (soft) reset is generated, and software must re-initialize the function.		

NOTE: Reset (bits 15, 8): suspend well, and not D3-to-D0 warm reset nor core well reset.



## 16.1.21 DEBUG\_CAPID—Debug Port Capability ID Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 58h Attribute: RO
Default Value: 0Ah Size: 8 bits

Bit	Description
7:0	<b>Debug Port Capability ID</b> —RO. Hardwired to 0Ah indicating that this is the start of a Debug Port Capability structure.

### 16.1.22 NXT\_PTR2—Next I tem Pointer #2 Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 59h Attribute: RO
Default Value: 98h Size: 8 bits

Function Level Reset: No

Bit	Description	
7:0	<b>Next Item Pointer 2 Capability</b> —RO. This register points to the next capability in the Function Level Reset capability structure.	

### 16.1.23 DEBUG\_BASE—Debug Port Base Offset Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 5Ah-5Bh Attribute: RO Default Value: 20A0h Size: 16 bits

Bit	Description	
15:13	<b>BAR Number</b> —RO. Hardwired to 001b to indicate the memory BAR begins at offset 10h in the EHCI configuration space.	
12:0	<b>Debug Port Offset</b> —RO. Hardwired to 0A0h to indicate that the Debug Port registers begin at offset A0h in the EHCI memory range.	

### 16.1.24 USB\_RELNUM—USB Release Number Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 60h Attribute: RO Default Value: 20h Size: 8 bits

Bit	Description	
7:0	<b>USB Release Number</b> —RO. A value of 20h indicates that this controller follows <i>Universal Serial Bus (USB) Specification, Revision 2.0.</i>	



### 16.1.25 FL\_ADJ—Frame Length Adjustment Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 61h Attribute: R/W Default Value: 20h Size: 8 bits

Function Level Reset: No

This feature is used to adjust any offset from the clock source that generates the clock that drives the SOF counter. When a new value is written into these six bits, the length of the frame is adjusted. Its initial programmed value is system dependent based on the accuracy of hardware USB clock and is initialized by system BIOS. This register should only be modified when the HChalted bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 12) in the USB2.0\_STS register is a 1. Changing value of this register while the host controller is operating yields undefined results. It should not be reprogrammed by USB system software unless the default or BIOS programmed values are incorrect, or the system is restoring the register while returning from a suspended state.

These bits in suspend well and not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description			
7:6	Reserved—RO. These bits are reserved for future use and should read as 00b.			
	corresponds to 16 high-speed bit clock periods to generate a SOF r	R/W. Each decimal value change to this register times. The SOF cycle time (number of SOF counter micro-frame length) is equal to 59488 + value in this I 32 (20h), which gives a SOF cycle time of 60000.		
	Frame Length (# 480 MHz Clocks) (decimal)	Frame Length Timing Value (this register) (decimal)		
	59488	0		
5:0	59504	1		
	59520	2		
	_	_		
	59984	31		
	60000	32		
	_	_		



## 16.1.26 PWAKE\_CAP—Port Wake Capability Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 62–63h Attribute: R/W Default Value: 01FFh Size: 16 bits

Default Value: 07FFh Function Level Reset: No

This register is in the suspend power well. The intended use of this register is to establish a policy about which ports are to be used for wake events. Bit positions 1-8(D29) or 1-6(D26) in the mask correspond to a physical port implemented on the current EHCI controller. A 1 in a bit position indicates that a device connected below the port can be enabled as a wake-up device and the port may be enabled for disconnect/connect or overcurrent events as wake-up events. This is an information-only mask register. The bits in this register  ${\bf do\ not\ }$  affect the actual operation of the EHCI host controller. The system-specific policy can be established by BIOS initializing this register to a system-specific value. System software uses the information in this register when enabling devices and ports for remote wake-up.

These bits are not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description
15:9 (D29) 15:7 (D26) Reserved.	
8:1 (D29) 6:1 (D26)	Port Wake Up Capability Mask—R/W. Bit positions 1 through 8 (Device 29) or 1 through 6(Device 26) correspond to a physical port implemented on this host controller. For example, bit position 1 corresponds to port 1, bit position 2 corresponds to port 2, etc.
0	<b>Port Wake Implemented—</b> R/W. A 1 in this bit indicates that this register is implemented to software.



## 16.1.27 LEG\_EXT\_CAP—USB EHCI Legacy Support Extended Capability Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 68-6Bh Attribute: R/W, RO Default Value: 00000001h Size: R/W 32 bits

Power Well: Suspend Function Level Reset: No

**Note:** These bits are not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description
31:25	Reserved—RO. Hardwired to 00h
24	HC OS Owned Semaphore—R/W. System software sets this bit to request ownership of the EHCI controller. Ownership is obtained when this bit reads as 1 and the HC BIOS Owned Semaphore bit reads as clear.
23:17	Reserved—RO. Hardwired to 00h
16	HC BIOS Owned Semaphore—R/W. The BIOS sets this bit to establish ownership of the EHCI controller. System BIOS will clear this bit in response to a request for ownership of the EHCI controller by system software.
15:8	<b>Next EHCI Capability Pointer</b> —RO. Hardwired to 00h to indicate that there are no EHCI Extended Capability structures in this device.
7:0	<b>Capability ID</b> —RO. Hardwired to 01h to indicate that this EHCI Extended Capability is the Legacy Support Capability.



### 16.1.28 LEG\_EXT\_CS—USB EHCI Legacy Support Extended Control / Status Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 6C-6Fh Default Value: 00000000h R/W, R/WC, RO Attribute:

Size: 32 bits

Suspend Power Well: Function Level Reset: No

These bits are not reset by a D3-to-D0 warm rest or a core well reset. Note:

Bit	Description
31	SMI on BAR—R/WC. Software clears this bit by writing a 1 to it.  0 = Base Address Register (BAR) not written.  1 = This bit is set to 1 when the Base Address Register (BAR) is written.
30	SMI on PCI Command—R/WC. Software clears this bit by writing a 1 to it.  0 = PCI Command (PCICMD) Register Not written.  1 = This bit is set to 1 when the PCI Command (PCICMD) Register is written.
29	SMI on OS Ownership Change—R/WC. Software clears this bit by writing a 1 to it.  0 = No HC OS Owned Semaphore bit change.  1 = This bit is set to 1 when the HC OS Owned Semaphore bit in the LEG_EXT_CAP register (D29:F0, D26:F0:68h, bit 24) transitions from 1 to 0 or 0 to 1.
28:22	Reserved.
21	SMI on Async Advance—RO. This bit is a shadow bit of the Interrupt on Async Advance bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 5) in the USB2.0_STS register.
21	<b>NOTE:</b> To clear this bit system software must write a 1 to the Interrupt on Async Advance bit in the USB2.0_STS register.
20	SMI on Host System Error—RO. This bit is a shadow bit of Host System Error bit in the USB2.0_STS register (D29:F0, D26:F0:CAPLENGTH + 24h, bit 4).
20	<b>NOTE:</b> To clear this bit system software must write a 1 to the Host System Error bit in the USB2.0_STS register.
19	SMI on Frame List Rollover—RO. This bit is a shadow bit of Frame List Rollover bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 3) in the USB2.0_STS register.
19	<b>NOTE</b> : To clear this bit system software must write a 1 to the Frame List Rollover bit in the USB2.0_STS register.
18	SMI on Port Change Detect—RO. This bit is a shadow bit of Port Change Detect bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 2) in the USB2.0_STS register.
10	<b>NOTE</b> : To clear this bit system software must write a 1 to the Port Change Detect bit in the USB2.0_STS register.
17	SMI on USB Error—RO. This bit is a shadow bit of USB Error Interrupt (USBERRINT) bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 1) in the USB2.0_STS register.
	<b>NOTE</b> : To clear this bit system software must write a 1 to the USB Error Interrupt bit in the USB2.0_STS register.
16	SMI on USB Complete—RO. This bit is a shadow bit of USB Interrupt (USBINT) bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 0) in the USB2.0_STS register.
	<b>NOTE:</b> To clear this bit system software must write a 1 to the USB Interrupt bit in the USB2.0_STS register.



Bit	Description
15	SMI on BAR Enable—R/W.  0 = Disable.  1 = Enable. When this bit is 1 and SMI on BAR (D29:F0, D26:F0:6Ch, bit 31) is 1, then the host controller will issue an SMI.
14	SMI on PCI Command Enable—R/W.  0 = Disable.  1 = Enable. When this bit is 1 and SMI on PCI Command (D29:F0, D26:F0:6Ch, bit 30) is 1, then the host controller will issue an SMI.
13	SMI on OS Ownership Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1 AND the OS Ownership Change bit (D29:F0, D26:F0:6Ch, bit 29) is 1, the host controller will issue an SMI.
12:6	Reserved
5	SMI on Async Advance Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the SMI on Async Advance bit (D29:F0, D26:F0:6Ch, bit 21) is a 1, the host controller will issue an SMI immediately.
4	SMI on Host System Error Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the SMI on Host System Error (D29:F0, D26:F0:6Ch, bit 20) is a 1, the host controller will issue an SMI.
3	SMI on Frame List Rollover Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the SMI on Frame List Rollover bit (D29:F0, D26:F0:6Ch, bit 19) is a 1, the host controller will issue an SMI.
2	SMI on Port Change Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the SMI on Port Change Detect bit (D29:F0, D26:F0:6Ch, bit 18) is a 1, the host controller will issue an SMI.
1	SMI on USB Error Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the SMI on USB Error bit (D29:F0, D26:F0:6Ch, bit 17) is a 1, the host controller will issue an SMI immediately.
0	SMI on USB Complete Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the SMI on USB Complete bit (D29:F0, D26:F0:6Ch, bit 16) is a 1, the host controller will issue an SMI immediately.



# 16.1.29 SPECIAL\_SMI—Intel Specific USB 2.0 SMI Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 70h-73h Attribute: R/W, R/WC Default Value: 0000000h Size: 32 bits

Power Well: Suspend Function Level Reset: No

**Note:** These bits are not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description
31:30 (D29) 31:28 (D26)	Reserved.
29:22 (D29) 27:22 (D26)	SMI on PortOwner—R/WC. Software clears these bits by writing a 1 to it.  0 = No Port Owner bit change.  1 = Bits 29:22, 27:22 correspond to the Port Owner bits for ports 0 (22) through 5 (27) or 7 (29). These bits are set to 1 when the associated Port Owner bits transition from 0 to 1 or 1 to 0.
21	SMI on PMCSR—R/WC. Software clears these bits by writing a 1 to it.  0 = Power State bits Not modified.  1 = Software modified the Power State bits in the Power Management Control/Status (PMCSR) register (D29:F0, D26:F0:54h).
20	SMI on Async—R/WC. Software clears these bits by writing a 1 to it.  0 = No Async Schedule Enable bit change  1 = Async Schedule Enable bit transitioned from 1 to 0 or 0 to 1.
19	SMI on Periodic—R/WC. Software clears this bit by writing a 1 it.  0 = No Periodic Schedule Enable bit change.  1 = Periodic Schedule Enable bit transitions from 1 to 0 or 0 to 1.
18	SMI on CF—R/WC. Software clears this bit by writing a 1 it.  0 = No Configure Flag (CF) change.  1 = Configure Flag (CF) transitions from 1 to 0 or 0 to 1.
17	<ul> <li>SMI on HCHalted—R/WC. Software clears this bit by writing a 1 it.</li> <li>0 = HCHalted did Not transition to 1 (as a result of the Run/Stop bit being cleared).</li> <li>1 = HCHalted transitions to 1 (as a result of the Run/Stop bit being cleared).</li> </ul>
16	SMI on HCReset—R/WC. Software clears this bit by writing a 1 it.  0 = HCRESET did Not transitioned to 1.  1 = HCRESET transitioned to 1.
15:14	Reserved.
13:6	SMI on PortOwner Enable—R/W.  0 = Disable.  1 = Enable. When any of these bits are 1 and the corresponding SMI on PortOwner bits are 1, then the host controller will issue an SMI. Unused ports should have their corresponding bits cleared.
5	SMI on PMSCR Enable—R/W.  0 = Disable.  1 = Enable. When this bit is 1 and SMI on PMSCR is 1, then the host controller will issue an SMI.



Bit	Description
4	SMI on Async Enable—R/W.  0 = Disable.  1 = Enable. When this bit is 1 and SMI on Async is 1, then the host controller will issue an SMI
3	SMI on Periodic Enable—R/W.  0 = Disable.  1 = Enable. When this bit is 1 and SMI on Periodic is 1, then the host controller will issue an SMI.
2	SMI on CF Enable—R/W.  0 = Disable.  1 = Enable. When this bit is 1 and SMI on CF is 1, then the host controller will issue an SMI.
1	SMI on HCHalted Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1 and SMI on HCHalted is 1, then the host controller will issue an SMI.
0	SMI on HCReset Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1 and SMI on HCReset is 1, then host controller will issue an SMI.

# 16.1.30 ACCESS\_CNTL—Access Control Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 80h Attribute: R/W Default Value: 00h Size: 8 bits

Function Level Reset: No

Bit	Description
7:1	Reserved
0	WRT_RDONLY—R/W. When set to 1, this bit enables a select group of normally read-only registers in the EHC function to be written by software. Registers that may only be written when this mode is entered are noted in the summary tables and detailed description as "Read/Write-Special". The registers fall into two categories:  1. System-configured parameters  2. Status bits



## 16.1.31 EHCIIR1—EHCI Initialization Register 1 (USB EHCI—D29:F0, D26:F0)

Address Offset: 84h Attribute: R/W Default Value: 03081F01h Size: 32 bits

Bit	Description
31:5	Reserved
4	Pre-fetch Based Pause Disable—R/W.  0 = Pre-fetch Based Pause is disabled.  1 = Pre-fetch Based Pause is enabled.
3:0	Reserved

## 16.1.32 FLR\_CID—Function Level Reset Capability ID (USB EHCI—D29:F0, D26:F0)

Address Offset: 98h Attribute: RO
Default Value: 09h Size: 8 bits

Function Level Reset: No

Bit	Description
7:0	Capability ID—R0. 13h = If FLRCSSEL = 0 09h (Vendor Specific Capability) = If FLRCSSEL = 1

## 16.1.33 FLR\_NEXT—Function Level Reset Next Capability Pointer (USB EHCI—D29:F0, D26:F0)

Address Offset: 99h Attribute: RO
Default Value: 00h Size: 8 bits

Function Level Reset: No

Bit	Description
7:0	A value of 00h in this register indicates this is the last capability field.



## 16.1.34 FLR\_CLV—Function Level Reset Capability Length and Version (USB EHCI—D29:F0, D26:F0)

Address Offset: 9Ah-9Bh Attribute: R/WO, RO Default Value: 2006h Size: 16 bits

Function Level Reset: No

When FLRCSSEL = 0, this register is defined as follows:

Bit	Description
15:10	Reserved.
9	FLR Capability—R/WO.  1 = Support for Function Level Reset (FLR).
8	TXP Capability—R/WO.  1 = Support for Transactions Pending (TXP) bit. TXP must be supported if FLR is supported.
7:0	<b>Capability Length—</b> RO. This field indicates the # of bytes of this vendor specific capability as required by the PCI specification. It has the value of 06h for the FLR capability.

When FLRCSSEL = 1, this register is defined as follows:

Bit	Description
15:12	<b>Vendor Specific Capability ID—</b> RO. A value of 2h in this field identifies this capability as Function Level Reset.
11:8	Capability Version—RO. This field indicates the version of the FLR capability.
7:0	<b>Capability Length—</b> RO. This field indicates the # of bytes of this vendor specific capability as required by the PCI specification. It has the value of 06h for the FLR capability.



## 16.1.35 FLR\_CTRL—Function Level Reset Control Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 9Ch Attribute: R/W Default Value: 00h Size: 8 bits

Function Level Reset: No

Bit	Description
7:1	Reserved
0	Initiate FLR—R/W. This bit is used to initiate FLR transition. A write of 1 initiates FLR transition. Since hardware must not respond to any cycles until FLR completion, the value read by software from this bit is always 0.

## 16.1.36 FLR\_STS—Function Level Reset Status Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 9Dh Attribute: RO
Default Value: 00h Size: 8 bits

Function Level Reset: No

Bit	Description
7:1	Reserved
0	Transactions Pending (TXP)—RO.  0 = Completions for all non-posted requests have been received.  1 = Controller has issued non-posted requests which have no bee completed.



### 16.2 Memory-Mapped I/O Registers

The EHCI memory-mapped I/O space is composed of two sets of registers: Capability Registers and Operational Registers.

**Note:** The PCH EHCI controller will not accept memory transactions (neither reads nor writes)

as a target that are locked transactions. The locked transactions should not be

forwarded to PCI as the address space is known to be allocated to USB.

Note: When the EHCI function is in the D3 PCI power state, accesses to the USB 2.0 memory

range are ignored and result a master abort. Similarly, if the Memory Space Enable (MSE) bit (D29:F0, D26:F0:04h, bit 1) is not set in the Command register in configuration space, the memory range will not be decoded by the PCH enhanced host

controller (EHC). If the MSE bit is not set, the PCH must default to allowing any memory accesses for the range specified in the BAR to go to PCI. This is because the range may not be valid and, therefore, the cycle must be made available to any other

targets that may be currently using that range.

#### 16.2.1 Host Controller Capability Registers

These registers specify the limits, restrictions and capabilities of the host controller implementation. Within the host controller capability registers, only the structural parameters register is writable. These registers are implemented in the suspend well and is only reset by the standard suspend-well hardware reset, not by HCRESET or the D3-to-D0 reset.

**Note:** Note that the EHCI controller does not support as a target memory transactions that

are locked transactions. Attempting to access the EHCI controller Memory-Mapped I/O

space using locked memory transactions will result in undefined behavior.

**Note:** Note that when the USB2 function is in the D3 PCI power state, accesses to the USB2 memory range are ignored and will result in a master abort. Similarly, if the Memory

Space Enable (MSE) bit is not set in the Command register in configuration space, the memory range will not be decoded by the Enhanced Host Controller (EHC). If the MSE bit is not set, the EHC will not daim any memory accesses for the range specified in the

BAR.

#### Table 16-2. Enhanced Host Controller Capability Registers

MEM_BASE + Offset	Mnemonic	Register	Default	Туре
00h	CAPLENGTH	Capabilities Registers Length	20h	RO
02h-03h	HCIVERSION	Host Controller Interface Version Number	0100h RO	
04h-07h	HCSPARAMS	Host Controller Structural Parameters	00204208h (D29:F0) 00203206 (D26:F0)	R/W (special), RO
08h-0Bh	HCCPARAMS	Host Controller Capability Parameters	00006881h	RO

NOTE: "Read/Write Special" means that the register is normally read-only, but may be written when the WRT\_RDONLY bit is set. Because these registers are expected to be programmed by BIOS during initialization, their contents must not get modified by HCRESET or D3-to-D0 internal reset.



#### 16.2.1.1 CAPLENGTH—Capability Registers Length Register

Offset: MEM\_BASE + 00h Attribute: RO Default Value: 20h Size: 8 bits

Bit	Description
7:0	Capability Register Length Value—RO. This register is used as an offset to add to the Memory Base Register (D29:F0, D26:F0:10h) to find the beginning of the Operational Register Space. This field is hardwired to 20h indicating that the Operation Registers begin at offset 20h.

### 16.2.1.2 HCIVERSION—Host Controller Interface Version Number Register

Offset: MEM\_BASE + 02h-03h Attribute: RO Default Value: 0100h Size: 16 bits

Bit	Description
15:0	<b>Host Controller Interface Version Number</b> —RO. This is a two-byte register containing a BCD encoding of the version number of interface that this host controller interface conforms.

#### 16.2.1.3 HCSPARAMS—Host Controller Structural Parameters

Offset: MEM\_BASE + 04h-07h Attribute: R/W, RO Default Value: 00204208h (D29:F0) Size: 32 bits

00203206h (D26:F0)

Function Level Reset: No

**Note:** This register is reset by a suspend well reset and not a D3-to-D0 reset or HCRESET.

Bit	Description
31:24	Reserved.
23:20	<b>Debug Port Number (DP_N)</b> —RO. Hardwired to 2h indicating that the Debug Port is on the second lowest numbered port on the EHCI.  EHCI#1: Port 1  EHCI#2: Port 9
19:16	Reserved
15:12	Number of Companion Controllers (N_CC)—R/W. This field indicates the number of companion controllers associated with this USB EHCI host controller.  BIOS must program this field to 0b to indicate companion host controllers are not supported. Port-ownership hand-off is not supported. Only high-speed devices are supported on the host controller root ports.
11:8	Number of Ports per Companion Controller (N_PCC)—RO. This field indicates the number of ports supported per companion host controller. This field is 0h indication no other companion controller support.
7:4	Reserved. These bits are reserved and default to 0.
3:0	N_PORTS—R/W. This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 1h to Fh. A 0 in this field is undefined.  For Integrated USB 2.0 Rate Matching Hub Enabled: Each EHCI reports 2 ports by default. Port 0 assigned to the RMH and port 1 assigned as the debug port. When the KVM/USB-R feature is enabled it will show up as Port2 on the EHCI, and BIOS would need to update this field to 3h.

NOTE: This register is writable when the WRT\_RDONLY bit is set.



## 16.2.1.4 HCCPARAMS—Host Controller Capability Parameters Register

Offset: MEM\_BASE + 08h-0Bh Attribute: RO Default Value: 00006881h Size: 32 bits

Bit	Description
31:18	Reserved
17	<b>Asynchronous Schedule Update Capability (ASUC)</b> —R/W. There is no functionality associated with this bit.
16	<b>Periodic Schedule Update Capability (PSUC)</b> —RO. This field is hardwired to 0b to indicate that the EHC hardware supports the Periodic Schedule Update Event Flag in the USB2.0_CMD register.
15:8	<b>EHCI Extended Capabilities Pointer (EECP)</b> —RO. This field is hardwired to 68h, indicating that the EHCI capabilities list exists and begins at offset 68h in the PCI configuration space.
7:4	Isochronous Scheduling Threshold—RO. This field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule. When bit 7 is 0, the value of the least significant 3 bits indicates the number of micro-frames a host controller hold a set of isochronous data structures (one or more) before flushing the state. When bit 7 is a 1, then host software assumes the host controller may cache an isochronous data structure for an entire frame. See the EHCI specification for details on how software uses this information for scheduling isochronous transfers.  This field is hardwired to 8h.
3	Reserved.
2	Asynchronous Schedule Park Capability—RO. This bit is hardwired to 0 indicating that the host controller does not support this optional feature
1	Programmable Frame List Flag—RO.  0 = System software must use a frame list length of 1024 elements with this host controller. The USB2.0_CMD register (D29:F0, D26:F0:CAPLENGTH + 20h, bits 3:2) Frame List Size field is a read-only register and must be set to 0.  1 = System software can specify and use a smaller frame list and configure the host controller using the USB2.0_CMD register Frame List Size field. The frame list must always be aligned on a 4K page boundary. This requirement ensures that the frame list is always physically contiguous.
0	64-bit Addressing Capability—RO. This field documents the addressing range capability of this implementation. The value of this field determines whether software should use the 32-bit or 64-bit data structures.  This bit is hardwired to 1.  NOTE: The PCH supports 64 bit addressing only.



### 16.2.2 Host Controller Operational Registers

This section defines the enhanced host controller operational registers. These registers are located after the capabilities registers. The operational register base must be DWord-aligned and is calculated by adding the value in the first capabilities register (CAPLENGTH) to the base address of the enhanced host controller register address space (MEM\_BASE). Since CAPLENGTH is always 20h, Table 16-3 already accounts for this offset. All registers are 32 bits in length.

Table 16-3. Enhanced Host Controller Operational Register Address Map

MEM_BASE + Offset	Mnemonic	Register Name	Default	Special Notes	Туре
20h-23h	USB2.0_CMD	USB 2.0 Command	00080000h		R/W, RO
24h-27h	USB2.0_STS	USB 2.0 Status	00001000h		R/WC, RO
28h-2Bh	USB2.0_INTR	USB 2.0 Interrupt Enable	00000000h		R/W
2Ch-2Fh	FRINDEX	USB 2.0 Frame Index	00000000h		R/W,
30h-33h	CTRLDSSEGMENT	Control Data Structure Segment	00000000h		R/W, RO
34h-37h	PERODICLISTBASE	Period Frame List Base Address	00000000h		R/W
38h-3Bh	ASYNCLISTADDR	Current Asynchronous List Address	00000000h		R/W
3Ch-5Fh	_	Reserved	0h		RO
60h-63h	CONFIGFLAG	Configure Flag	00000000h	Suspend	R/W
64h-67h	PORT0SC	Port 0 Status and Control	00003000h	Suspend	R/W, R/WC, RO
68h-6Bh	PORT1SC	Port 1 Status and Control	00003000h	Suspend	R/W, R/WC, RO
6Ch-6Fh	PORT2SC	Port 2 Status and Control	00003000h	Suspend	R/W, R/WC, RO
70h-73h	PORT3SC	Port 3 Status and Control	00003000h	Suspend	R/W, R/WC, RO
74h-77h	PORT4SC	Port 4 Status and Control	00003000h	Suspend	R/W, R/WC, RO
78h-7Bh	PORT5SC	Port 5 Status and Control	00003000h	Suspend	R/W, R/WC, RO
74h-77h (D29 Only)	PORT6SC	Port 6 Status and Control	00003000h	Suspend	R/W, R/WC, RO
78h-7Bh (D29 Only)	PORT7SC	Port 7 Status and Control	00003000h	Suspend	R/W, R/WC, RO
7Ch-9Fh	_	Reserved	Undefined		RO
A0h-B3h	_	Debug Port Registers	Undefined		See register description
B4h-3FFh		Reserved	Undefined		RO

#### Note:

Software must read and write these registers using only DWord accesses. These registers are divided into two sets. The first set at offsets  $MEM_BASE + 00:3Bh$  are implemented in the core power well. Unless otherwise noted, the core well registers are reset by the assertion of any of the following:

- · Core well hardware reset
- HCRESET
- D3-to-D0 reset



The second set at offsets MEM\_BASE + 60h to the end of the implemented register space are implemented in the Suspend power well. Unless otherwise noted, the suspend well registers are reset by the assertion of either of the following:

• Suspend well hardware reset

• HCRESET

### 16.2.2.1 USB2.0\_CMD—USB 2.0 Command Register

Offset: MEM\_BASE + 20-23h Attribute: R/W, RO Default Value: 00080000h Size: 32 bits

Bit		Description	
31:24	Reserved.		
	maximum	t Threshold Control—R/W. System software uses this field to select the rate at which the host controller will issue interrupts. The only valid values d below. If software writes an invalid value to this register, the results are .	
	Value	Maximum Interrupt Interval	
	00h	Reserved	
23:16	01h	1 micro-frame	
23:16	02h	2 micro-frames	
	04h	4 micro-frames	
	08h	8 micro-frames (default, equates to 1 ms)	
	10h	16 micro-frames (2 ms)	
	20h	32 micro-frames (4 ms)	
	40h	64 micro-frames (8 ms)	
15:14	Reserved.		
13	Asynch S bit.	chedule Update (ASC)—R/W. There is no functionality associated with this	
12	Periodic Schedule Prefetch Enable—R/W. This bit is used by software to enable the host controller to prefetch the periodic schedule even in C0.  0 = Prefetch based pause enabled only when not in C0.  1 = Prefetch based pause enable in C0.  Once software has written a 1b to this bit to enable periodic schedule prefetching, it must disable prefetching by writing a 0b to this bit whenever periodic schedule updates are about to begin. Software should continue to dynamically disable and re-enable the prefetcher surrounding any updates to the periodic scheduler (that is, until the host controller has been reset using a HCRESET).		
11:8		ented Asynchronous Park Mode Bits—RO. Hardwired to 000b indicating the oller does not support this optional feature.	
7	Light Host optional re	Controller Reset—RO. Hardwired to 0. The PCH does not implement this eset.	



Bit	Description
	Interrupt on Async Advance Doorbell—R/W. This bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule.  0 = The host controller sets this bit to a 0 after it has set the Interrupt on Async Advance status bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 5) in the USB2.0 STS
6	register to a 1.  1 = Software must write a 1 to this bit to ring the doorbell. When the host controller has evicted all appropriate cached schedule state, it sets the Interrupt on Async Advance status bit in the USB2.0_STS register. If the Interrupt on Async Advance Enable bit in the USB2.0_INTR register (D29:F0, D26:F0:CAPLENGTH + 28h, bit 5) is a 1 then the host controller will assert an interrupt at the next interrupt threshold. See the EHCI specification for operational details.
	<b>NOTE</b> : Software should not write a 1 to this bit when the asynchronous schedule is inactive. Doing so will yield undefined results.
5	<b>Asynchronous Schedule Enable</b> —R/W. This bit controls whether the host controller skips processing the Asynchronous Schedule.
	0 = Do not process the Asynchronous Schedule 1 = Use the ASYNCLISTADDR register to access the Asynchronous Schedule.
4	<b>Periodic Schedule Enable</b> —R/W. This bit controls whether the host controller skips processing the Periodic Schedule.
4	0 = Do not process the Periodic Schedule 1 = Use the PERIODICLISTBASE register to access the Periodic Schedule.
3:2	<b>Frame List Size</b> —RO. The PCH hardwires this field to 00b because it only supports the 1024-element frame list size.
	Host Controller Reset (HCRESET)—R/W. This control bit used by software to reset the host controller. The effects of this on root hub registers are similar to a Chip Hardware Reset (that is, RSMRST# assertion and PWROK de-assertion on the PCH). When software writes a 1 to this bit, the host controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports.
1	NOTE: PCI configuration registers and Host controller capability registers are not effected by this reset.
1	All operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s), with the side effects described in the EHCI spec. Software must re-initialize the host controller to return the host controller to an operational state.
	This bit is set to 0 by the host controller when the reset process is complete. Software cannot terminate the reset process early by writing a 0 to this register.
	Software should not set this bit to a 1 when the HCHalted bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 12) in the USB2.0_STS register is a 0. Attempting to reset an actively running host controller will result in undefined behavior. This reset me be used to leave EHCI port test modes.



Bit	Description		
	Run/Stop (R		
	The Host set to 0, thats. The	n set to a 1 controller c he Host cor HCHalted	, the Host controller proceeds with execution of the schedule. ontinues execution as long as this bit is set. When this bit is atroller completes the current transaction on the USB and then bit in the USB2.0_STS register indicates when the Host d the transaction and has entered the stopped state.
		HCHalted i	e a 1 to this field unless the host controller is in the Halted n the USBSTS register is a 1). The Halted bit is cleared un bit is set.
0	The following table explains how the different combinations of Run and Halted should be interpreted:		
	Run/Stop	Halted	Interpretation
	0b	0b	In the process of halting
	0b	1b	Halted
	1b	0b	Running
	1b	1b	Invalid - the HCHalted bit clears immediately
	Memory read will result in the	,	ated by the EHC that receive any status other than Successful g cleared.

**NOTE:** The Command Register indicates the command to be executed by the serial bus host controller. Writing to the register causes a command to be executed.



#### 16.2.2.2 USB2.0\_STS—USB 2.0 Status Register

Offset: MEM\_BASE + 24h-27h Attribute: R/WC, RO Default Value: 00001000h Size: 32 bits

This register indicates pending interrupts and various states of the Host controller. The status resulting from a transaction on the serial bus is not indicated in this register. See the Interrupts description in section 4 of the EHCI specification for additional information concerning USB 2.0 interrupt conditions.

Note:

For the writable bits, software must write a  ${\bf 1}$  to clear bits that are set. Writing a  ${\bf 0}$  has no effect.

Bit	Description
31:16	Reserved.
15	Asynchronous Schedule Status — RO. This bit reports the current real status of the Asynchronous Schedule.  0 = Disabled. (Default)  1 = Enabled.
	NOTE: The Host controller is not required to <i>immediately</i> disable or enable the Asynchronous Schedule when software transitions the <i>Asynchronous Schedule Enable</i> bit (D29:F0, D26:F0:CAPLENGTH + 20h, bit 5) in the USB2.0_CMD register. When this bit and the <i>Asynchronous Schedule Enable</i> bit are the same value, the Asynchronous Schedule is either enabled (1) or disabled (0).
14	Periodic Schedule Status — RO. This bit reports the current real status of the Periodic Schedule.  0 = Disabled. (Default)  1 = Enabled.
14	NOTE: The Host controller is not required to <i>immediately</i> disable or enable the Periodic Schedule when software transitions the <i>Periodic Schedule Enable</i> bit (D29:F0, D26:F0:CAPLENGTH + 20h, bit 4) in the USB2.0_CMD register. When this bit and the <i>Periodic Schedule Enable</i> bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).
13	<b>Reclamation</b> — RO. This read-only status bit is used to detect an empty asynchronous schedule. The operational model and valid transitions for this bit are described in Section 4 of the EHCI Specification.
	HCHalted — RO.  0 = This bit is a 0 when the Run/Stop bit is a 1.
12	1 = The Host controller sets this bit to 1 after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host controller hardware (such as, internal error). (Default)
11:6	Reserved
5	Interrupt on Async Advance—R/WC. System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a 1 to the <i>Interrupt on Async Advance Doorbell</i> bit (D29:F0, D26:F0:CAPLENGTH + 20h, bit 6) in the USB2.0_CMD register. This bit indicates the assertion of that interrupt source.



Bit	Description
4	Host System Error—R/WC.  0 = No serious error occurred during a host system access involving the Host controller module  1 = The Host controller sets this bit to 1 when a serious error occurs during a host system access involving the Host controller module. A hardware interrupt is generated to the system. Memory read cycles initiated by the EHC that receive any status other than Successful will result in this bit being set.  When this error occurs, the Host controller clears the Run/Stop bit in the USB2.0_CMDregister (D29:F0, D26:F0:CAPLENGTH + 20h, bit 0) to prevent further execution of the scheduled TDs. A hardware interrupt is generated to the system (if enabled in the Interrupt Enable Register).
3	Frame List Rollover—R/WC.  0 = No Frame List Index rollover from its maximum value to 0.  1 = The Host controller sets this bit to a 1 when the Frame List Index rolls over from its maximum value to 0. Since the PCH only supports the 1024-entry Frame List Size, the Frame List Index rolls over every time FRNUM13 toggles.
2	Port Change Detect—R/WC. This bit is allowed to be maintained in the Auxiliary power well. Alternatively, it is also acceptable that on a D3 to D0 transition of the EHCI HC device, this bit is loaded with the OR of all of the PORTSC change bits (including: Force port resume, overcurrent change, enable/disable change and connect status change). Regardless of the implementation, when this bit is readable (that is, in the D0 state), it must provide a valid view of the Port Status registers.  O = No change bit transition from a 0 to 1 or No Force Port Resume bit transition from 0 to 1 as a result of a J-K transition detected on a suspended port.  1 = The Host controller sets this bit to 1 when any port for which the Port Owner bit is set to 0 has a change bit transition from a 0 to 1 or a Force Port Resume bit transition from 0 to 1 as a result of a J-K transition detected on a suspended port.
1	USB Error Interrupt (USBERRINT)—R/WC.  0 = No error condition.  1 = The Host controller sets this bit to 1 when completion of a USB transaction results in an error condition (such as, error counter underflow). If the TD on which the error interrupt occurred also had its IOC bit set, both this bit and Bit 0 are set. See the EHCI specification for a list of the USB errors that will result in this interrupt being asserted.
0	USB Interrupt (USBINT)—R/WC.  0 = No completion of a USB transaction whose Transfer Descriptor had its IOC bit set. No short packet is detected.  1 = The Host controller sets this bit to 1 when the cause of an interrupt is a completion of a USB transaction whose Transfer Descriptor had its IOC bit set. The Host controller also sets this bit to 1 when a short packet is detected (actual number of bytes received was less than the expected number of bytes).



#### 16.2.2.3 USB2.0\_INTR—USB 2.0 Interrupt Enable Register

Offset: MEM\_BASE + 28h-2Bh Attribute: R/W Default Value: 0000000h Size: 32 bits

This register enables and disables reporting of the corresponding interrupt to the software. When a bit is set and the corresponding interrupt is active, an interrupt is generated to the host. Interrupt sources that are disabled in this register still appear in the USB2.0\_STS Register to allow the software to poll for events. Each interrupt enable bit description indicates whether it is dependent on the interrupt threshold mechanism (see Section 4 of the EHCI specification), or not.

Bit	Description			
31:6	Reserved.			
5	Interrupt on Async Advance Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the Interrupt on Async Advance bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 5) in the USB2.0_STS register is a 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the Interrupt on Async Advance bit.			
4	Host System Error Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the Host System Error Status bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 4) in the USB2.0_STS register is a 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.			
3	Frame List Rollover Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the Frame List Rollover bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 3) in the USB2.0_STS register is a 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.			
2	Port Change Interrupt Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the Port Change Detect bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 2) in the USB2.0_STS register is a 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Change Detect bit.			
1	USB Error Interrupt Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the USBERRINT bit (D29:F0, D26:F0:CAPLENGT + 24h, bit 1) in the USB2.0_STS register is a 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by softwar by clearing the USBERRINT bit in the USB2.0_STS register.			
0	USB Interrupt Enable—R/W.  0 = Disable.  1 = Enable. When this bit is a 1, and the USBINT bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 0) in the USB2.0_STS register is a 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software by clearing the USBINT bit in the USB2.0_STS register.			



#### 16.2.2.4 FRINDEX—Frame Index Register

Offset: MEM\_BASE + 2Ch-2Fh Attribute: R/W Default Value: 0000000h Size: 32 bits

The SOF frame number value for the bus SOF token is derived or alternatively managed from this register. See Section 4 of the EHCI specification for a detailed explanation of the SOF value management requirements on the host controller. The value of FRINDEX must be within 125  $\mu s$  (1 micro-frame) ahead of the SOF token value. The SOF value may be implemented as an 11-bit shadow register. For this discussion, this shadow register is 11 bits and is named SOFV. SOFV updates every 8 micro-frames (1 millisecond). An example implementation to achieve this behavior is to increment SOFV each time the FRINDEX[2:0] increments from 0 to 1.

Software must use the value of FRINDEX to derive the current micro-frame number, both for high-speed isochronous scheduling purposes and to provide the **get** micro-frame number function required to client drivers. Therefore, the value of FRINDEX and the value of SOFV must be kept consistent if chip is reset or software writes to FRINDEX. Writes to FRINDEX must also **write-through** FRINDEX[13:3] to SOFV[10:0]. To keep the update as simple as possible, software should never write a FRINDEX value where the three least significant bits are 111b or 000b.

Note:

This register is used by the host controller to index into the periodic frame list. The register updates every 125 microseconds (once each micro-frame). Bits [12:3] are used to select a particular entry in the Periodic Frame List during periodic schedule execution. The number of bits used for the index is fixed at 10 for the PCH since it only supports 1024-entry frame lists. This register must be written as a DWord. Word and byte writes produce undefined results. This register cannot be written unless the Host controller is in the Halted state as indicated by the *HCHalted* bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 12). A write to this register while the Run/Stop bit (D29:F0, D26:F0:CAPLENGTH + 20h, bit 0) is set to a 1 (USB2.0\_CMD register) produces undefined results. Writes to this register also effect the SOF value. See Section 4 of the EHCI specification for details.

Bit	Description		
31:14	Reserved		
13:0	<b>Frame List Current Index/Frame Number</b> —R/W. The value in this register increments at the end of each time frame (such as, micro-frame).		
	Bits [12:3] are used for the Frame List current index. This means that each location of the frame list is accessed 8 times (frames or micro-frames) before moving to the next index.		

### 16.2.2.5 CTRLDSSEGMENT—Control Data Structure Segment Register

Offset: MEM\_BASE + 30h-33h Attribute: R/W, RO Default Value: 00000000h Size: R/W RO 32 bits

This 32-bit register corresponds to the most significant address bits [63:32] for all EHCI data structures. Since the PCH hardwires the 64-bit Addressing Capability field in HCCPARAMS to 1, this register is used with the link pointers to construct 64-bit addresses to EHCI control data structures. This register is concatenated with the link pointer from either the PERIODICLISTBASE, ASYNCLISTADDR, or any control data structure link field to construct a 64-bit address. This register allows the host software to locate all control data structures within the same 4 GB memory segment.

Bit	Description
31:12	Upper Address[63:44]—RO. Hardwired to 0s. The PCH EHC is only capable of generating addresses up to 16 terabytes (44 bits of address).
11:0	<b>Upper Address[43:32]</b> —R/W. This 12-bit field corresponds to address bits 43:32 when forming a control data structure address.



### 16.2.2.6 PERIODICLISTBASE—Periodic Frame List Base Address Register

Offset: MEM\_BASE + 34h-37h Attribute: R/W Default Value: 00000000h Size: 32 bits

This 32-bit register contains the beginning address of the Periodic Frame List in the system memory. Since the PCH host controller operates in 64-bit mode (as indicated by the 1 in the 64-bit Addressing Capability field in the HCCSPARAMS register) (offset 08h, bit 0), then the most significant 32 bits of every control data structure address comes from the CTRLDSSEGMENT register. HCD loads this register prior to starting the schedule execution by the host controller. The memory structure referenced by this physical memory pointer is assumed to be 4-Kbyte aligned. The contents of this register are combined with the Frame Index Register (FRINDEX) to enable the Host controller to step through the Periodic Frame List in sequence.

Bit	Description
31:12	<b>Base Address (Low)</b> —R/W. These bits correspond to memory address signals [31:12], respectively.
11:0	Reserved.

### 16.2.2.7 ASYNCLISTADDR—Current Asynchronous List Address Register

Offset: MEM\_BASE + 38h-3Bh Attribute: R/W Default Value: 00000000h Size: 32 bits

This 32-bit register contains the address of the next asynchronous queue head to be executed. Since the PCH host controller operates in 64-bit mode (as indicated by a 1 in 64-bit Addressing Capability field in the HCCPARAMS register) (offset 08h, bit 0), then the most significant 32 bits of every control data structure address comes from the CTRLDSSEGMENT register (offset 08h). Bits [4:0] of this register cannot be modified by system software and will always return 0s when read. The memory structure referenced by this physical memory pointer is assumed to be 32-byte aligned.

Bit	Description
31:5	<b>Link Pointer Low (LPL)</b> —R/W. These bits correspond to memory address signals [31:5], respectively. This field may only reference a Queue Head (QH).
4:0	Reserved.



#### 16.2.2.8 CONFIGFLAG—Configure Flag Register

Offset: MEM\_BASE + 60h-63h Attribute: R/W Default Value: 00000000h Size: 32 bits

This register is in the suspend power well. It is only reset by hardware when the suspend power is initially applied or in response to a host controller reset.

Bit	Description		
31:1	Reserved.		
0	Configure Flag (CF)—R/W. Host software sets this bit as the last action in its process of configuring the Host controller. This bit controls the default port-routing control logic. Bit values and side-effects are listed below. See section 4 of the EHCI spec for operation details.  0 = Compatibility debug only (default).  1 = Port routing control logic default-routes all ports to this host controller.		

#### 16.2.2.9 PORTSC—Port N Status and Control Register

When RMH is disabled:

Offset: Port 0, Port 8: MEM\_BASE + 64h-67h

Port 1, Port 9: MEM\_BASE + 68-6Bh Port 2, Port 10: MEM\_BASE + 6C-6Fh

Port 3, Port 11: MEM\_BASE + 70-73h Port 4: Port 12: MEM\_BASE + 74-77h

Port 5: Port 13: MEM\_BASE + 78-7Bh Port 6: MEM\_BASE + 7Ch-7Bh Port 7: MEM\_BASE + 80h-83h

When RMH is enabled:

Offset: Port 0 RMH: MEM\_BASE + 64h-67h

Port 1 Debug Port: MEM BASE + 68-6Bh

Port 2 USB redirect (if enabled): MEM BASE + 6C-6Fh

Attribute: R/W, R/WC, RO

Default Value: 00003000h Size: 32 bits

Note:

When RMH is enabled this register is associated with the upstream ports of the EHCI controller and does not represent downstream hub ports. USB Hub class commands must be used to determine RMH port status and enable test modes. See Chapter 11 of the USB Specification, Revision 2.0 for more details. Rate Matching Hub wake capabilities can be configured by the RMHWKCTL Register (RCBA+35B0h) located in the Chipset Configuration chapter.

A host controller must implement one or more port registers. Software uses the N\_Port information from the Structural Parameters Register to determine how many ports need to be serviced. All ports have the structure defined below. Software must not write to unreported Port Status and Control Registers.

This register is in the suspend power well. It is only reset by hardware when the suspend power is initially applied or in response to a host controller reset. The initial conditions of a port are:

- · No device connected
- · Port disabled.



When a device is attached, the port state transitions to the attached state and system software will process this as with any status change notification. See Section 4 of the EHCI specification for operational requirements for how change events interact with port suspend mode.

Bit	Description				
31:23	Reserved.				
	Wake on Overcurrent Enable (WKOC_E)—R/W.  0 = Disable. (Default)				
22	1 = Enable. Writing this bit to a 1 enables the setting of the PME Status bit in the Power Management Control/Status Register (offset 54, bit 15) when the overcurrent Active bit (bit 4 of this register) is set.				
	Wake on Disconnect Enable (WKDSCNNT_E)—R/W.				
21	<ul> <li>0 = Disable. (Default)</li> <li>1 = Enable. Writing this bit to a 1 enables the setting of the PME Status bit in the Power Management Control/Status Register (offset 54, bit 15) when the Current Connect Status changes from connected to disconnected (that is, bit 0 of this register changes from 1 to 0).</li> </ul>				
		nect Enable (WKCNNT_E)—R/W.			
20	<ul> <li>0 = Disable. (Default)</li> <li>1 = Enable. Writing this bit to a 1 enables the setting of the PME Status bit in the Power Management Control/Status Register (offset 54, bit 15) when the Current Connect Status changes from disconnected to connected (that is, bit 0 of this register changes from 0 to 1).</li> </ul>				
	Port Test Control—R/W. When this field is 0s, the port is NOT operating in a test mode. A non-zero value indicates that it is operating in test mode and the specific test mode is indicated by the specific value. The encoding of the test mode bits are (0110b – 1111b are reserved):				
	Value	Maximum Interrupt Interval			
	0000b	Test mode not enabled (default)			
19:16	0001b	Test J_STATE			
	0010b	Test K_STATE			
	0011b	Test SE0_NAK			
	0100b	Test Packet			
	0101b	FORCE_ENABLE			
	See the USB Specification Revision 2.0, Chapter 7 for details on each test mode.				
15:14	Reserved.				
	<b>Port Owner</b> —R/W. This bit unconditionally goes to a 0 when the Configured Flag bit in the USB2.0_CMD register makes a 0 to 1 transition.				
13	System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a 1 to this bit when the attached device is not a high-speed device. A 1 in this bit means that a companion host controller owns and controls the port. See Section 4 of the EHCI Specification for operational details.				
12	Port Power ( have power.	<b>PP)</b> —RO. Read-only with a value of 1. This indicates that the port does			



Bit	Description				
11:10	Line Status— RO.These bits reflect the current logical levels of the D+ (bit 11) and D- (bit 10) signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is 0 and the current connect status bit is set to a 1.  00 = SE0 10 = J-state 01 = K-state 11 = Undefined				
9	Reserved.				
8	Port Reset—R/W. When software writes a 1 to this bit (from a 0), the bus reset sequence as defined in the USB Specification, Revision 2.0 is started. Software writes a 0 to this bit to terminate the bus reset sequence. Software must keep this bit at a 1 long enough to ensure the reset sequence completes as specified in the USB Specification, Revision 2.0.  1 = Port is in Reset.  0 = Port is not in Reset.  NOTE: When software writes a 0 to this bit, there may be a delay before the bit status changes to a 0. The bit status will not read as a 0 until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (such as, set the <i>Port Enable</i> bit to a 1). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from 0 to 1.  For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2 ms of software writing this bit to a 0. The HCHalted bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 12) in the USB2.0_STS register should be a 0 before software attempts to use this bit. The host controller may hold Port Reset asserted to a 1 when the HCHalted bit is a 1. This bit is 0 if Port Power is 0				
	<b>NOTE</b> : System software should not attempt to reset a port if the <i>HCHalted</i> bit in the USB2.0_STS register is a 1. Doing so will result in undefined behavior.				
7	Suspend—R/W.  0 = Port not in suspend state.(Default)  1 = Port in suspend state.  Port Enabled Bit and Suspend bit of this register define the port states as follows:  Port Enabled Suspend Port State  0 X Disabled  1 0 Enabled				



Bit	Description				
6	Force Port Resume—R/W.  0 = No resume (K-state) detected/driven on port. (Default)  1 = Resume detected/driven on port. Software sets this bit to a 1 to drive resume signaling. The Host controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a 1 because a J-to-K transition is detected, the Port Change Detect bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 2) in the USB2.0_STS register is also set to a 1. If software sets this bit to a 1, the host controller must not set the Port Change Detect bit.				
	NOTE: When the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification, Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a 1. Software must appropriately time the Resume and set this bit to a 0 when the appropriate amount of time has elapsed. Writing a 0 (from 1) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a 1 until the port has switched to the high-speed idle.				
5	Overcurrent Change—R/WC. The functionality of this bit is not dependent upon the port owner. Software clears this bit by writing a 1 to it.  0 = No change. (Default)  1 = There is a change to Overcurrent Active.				
	Overcurrent Active—RO.				
4	0 = This port does not have an overcurrent condition. (Default) 1 = This port currently has an overcurrent condition. This bit will automatically transition from 1 to 0 when the over current condition is removed. The PCH automatically disables the port when the overcurrent active bit is 1.				
3	Port Enable/Disable Change—R/WC. For the root hub, this bit gets set to a 1 only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a port error). This bit is not set due to the Disabled-to-Enabled transition, nor due to a disconnect. Software clears this bit by writing a 1 to it.  0 = No change in status. (Default).  1 = Port enabled/disabled status has changed.				
2	Port Enabled/Disabled—R/W. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a 1 to this bit. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.  0 = Disable 1 = Enable (Default)				
1	Connect Status Change—R/WC. This bit indicates a change has occurred in the port's Current Connect Status. Software sets this bit to 0 by writing a 1 to it.  0 = No change (Default).  1 = Change in Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit (that is, the bit will remain set).				
0	Current Connect Status—RO. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set.  0 = No device is present. (Default)  1 = Device is present on port.				



### 16.2.3 USB 2.0-Based Debug Port Registers

The Debug port's registers are located in the same memory area, defined by the Base Address Register (MEM\_BASE), as the standard EHCI registers. The base offset for the debug port registers (A0h) is declared in the Debug Port Base Offset Capability Register at Configuration offset 5Ah (D29:F0, D26:F0:offset 5Ah). The specific EHCI port that supports this debug capability (Port 1 for D29:F0 and Port 9 for D26:F0) is indicated by a 4-bit field (bits 20–23) in the HCSPARAMS register of the EHCI controller. The address map of the Debug Port registers is shown in Table 16-4.

#### Table 16-4. Debug Port Register Address Map

MEM_BASE + Offset	Mnemonic	Register Name	Default	Туре
A0-A3h	CNTL_STS	Control/Status	00000000h	R/W, R/WC, RO
A4-A7h	USBPID	USB PIDs	00000000h	R/W, RO
A8-AFh	DATABUF[7:0]	Data Buffer (Bytes 7:0)	00000000 00000000h	R/W
B0-B3h	CONFIG	Configuration	00007F01h	R/W

#### NOTES:

- All of these registers are implemented in the core well and reset by PLTRST#, EHC HCRESET, and a EHC D3-to-D0 transition.
- 2. The hardware associated with this register provides no checks to ensure that software programs the interface correctly. How the hardware behaves when programmed improperly is undefined.



#### 16.2.3.1 CNTL\_STS—Control/Status Register

Attribute: R/W, R/WC, RO

Offset: MEM\_BASE + A0h Default Value: 00000000h 32 bits Size:

Bit	Description	
31	Reserved	
30	OWNER_CNT—R/W.  0 = Ownership of the debug port is NOT forced to the EHCI controller (Default)  1 = Ownership of the debug port is forced to the EHCI controller (that is, immediately taken away from the companion Classic USB Host controller) If the port was already owned by the EHCI controller, then setting this bit has no effect. This bit overrides all of the ownership-related bits in the standard EHCI registers.	
29	Reserved	
28	<ul> <li>ENABLED_CNT—R/W.</li> <li>0 = Software can clear this by writing a 0 to it. The hardware clears this bit for the same conditions where the Port Enable/Disable Change bit (in the PORTSC register) is set. (Default)</li> <li>1 = Debug port is enabled for operation. Software can directly set this bit if the port is already enabled in the associated PORTSC register (this is enforced by the hardware).</li> </ul>	
27:17	Reserved	
16	DONE_STS—R/WC. Software can clear this by writing a 1 to it.  0 = Request Not complete  1 = Set by hardware to indicate that the request is complete.	
15:12	LINK_ID_STS—RO. This field identifies the link interface.  Oh = Hardwired. Indicates that it is a USB Debug Port.	
11	Reserved.	
10	IN_USE_CNT—R/W. Set by software to indicate that the port is in use. Cleared by software to indicate that the port is free and may be used by other software. This bit is cleared after reset. (This bit has no affect on hardware.)	
9:7	EXCEPTION_STS—RO. This field indicates the exception when the ERROR_GOOD#_STS bit is set. This field should be ignored if the ERROR_GOOD#_STS bit is 0.  000 = No Error. (Default)             NOTE: This should not be seen since this field should only be checked if there is an error.  001 = Transaction error: Indicates the USB 2.0 transaction had an error (CRC, bad PID, timeout, etc.)  010 = Hardware error. Request was attempted (or in progress) when port was suspended or reset.  All Other combinations are reserved	



Bit	Description		
6	ERROR_GOOD#_STS—RO.  0 = Hardware clears this bit to 0 after the proper completion of a read or write. (Default)  1 = Error has occurred. Details on the nature of the error are provided in the Exception field.		
5	GO_CNT—R/W.  0 = Hardware clears this bit when hardware sets the DONE_STS bit. (Default)  1 = Causes hardware to perform a read or write request.  NOTE: Writing a 1 to this bit when it is already set may result in undefined behavior.		
4	WRITE_READ#_CNT—R/W. Software clears this bit to indicate that the current request is a read. Software sets this bit to indicate that the current request is a write.  0 = Read (Default)  1 = Write		
3:0	DATA_LEN_CNT—R/W. This field is used to indicate the size of the data to be transferred. default = 0h.  For write operations, this field is set by software to indicate to the hardware how many bytes of data in Data Buffer are to be transferred to the console. A value of 0h indicates that a zero-length packet should be sent. A value of 1–8 indicates 1–8 bytes are to be transferred. Values 9–Fh are invalid and how hardware behaves if used is undefined.  For read operations, this field is set by hardware to indicate to software how many bytes in Data Buffer are valid in response to a read operation. A value of 0h indicates that a zero length packet was returned and the state of Data Buffer is not defined. A value of 1–8 indicates 1–8 bytes were received. Hardware is not allowed to return values 9–Fh.  The transferring of data always starts with byte 0 in the data area and moves toward byte 7 until the transfer size is reached.		

#### NOTES:

- Software should do Read-Modify-Write operations to this register to preserve the contents of bits not being modified. This include Reserved bits.
   To preserve the usage of RESERVED bits in the future, software should always write the
- To preserve the usage of RESERVED bits in the future, software should always write the same value read from the bit until it is defined. Reserved bits will always return 0 when read.

Datasheet Datasheet



#### 16.2.3.2 USBPID—USB PIDs Register

Offset: MEM\_BASE + A4h-A7h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

This Dword register is used to communicate PID information between the USB debug driver and the USB debug port. The debug port uses some of these fields to generate USB packets, and uses other fields to return PID information to the USB debug driver.

Bit	Description
31:24	Reserved.
23:16	RECEIVED_PID_STS[23:16]—RO. Hardware updates this field with the received PID for transactions in either direction. When the controller is writing data, this field is updated with the handshake PID that is received from the device. When the host controller is reading data, this field is updated with the data packet PID (if the device sent data), or the handshake PID (if the device NAKs the request). This field is valid when the hardware clears the GO_DONE#_CNT bit.
15:8	SEND_PID_CNT[15:8]—R/W. Hardware sends this PID to begin the data packet when sending data to USB (that is, WRITE_READ#_CNT is asserted). Software typically sets this field to either DATA0 or DATA1 PID values.
7:0	TOKEN_PID_CNT[7:0]—R/W. Hardware sends this PID as the Token PID for each USB transaction. Software typically sets this field to either IN, OUT, or SETUP PID values.

#### 16.2.3.3 DATABUF[7:0]—Data Buffer Bytes[7:0] Register

Offset: MEM\_BASE + A8h-AFh Attribute: R/W Default Value: 000000000000000 Size: 64 bits

This register can be accessed as 8 separate 8-bit registers or 2 separate 32-bit register.

Bit	Description
	<b>DATABUFFER[63:0]</b> —R/W. This field is the 8 bytes of the data buffer. Bits 7:0 correspond to least significant byte (byte 0). Bits 63:56 correspond to the most significant byte (byte 7).
63:0	The bytes in the Data Buffer must be written with data before software initiates a write request. For a read request, the Data Buffer contains valid data when DONE_STS bit (offset A0, bit 16) is cleared by the hardware, ERROR_GOOD#_STS (offset A0, bit 6) is cleared by the hardware, and the DATA_LENGTH_CNT field (offset A0, bits 3:0) indicates the number of bytes that are valid.

#### 16.2.3.4 CONFIG—Configuration Register

Offset: MEM\_BASE + B0-B3h Attribute: R/W Default Value: 00007F01h Size: 32 bits

Bit	Description
31:15	Reserved
14:8	USB_ADDRESS_CNF—R/W. This 7-bit field identifies the USB device address used by the controller for all Token PID generation. (Default = 7Fh)
7:4	Reserved
3:0	USB_ENDPOINT_CNF—R/W. This 4-bit field identifies the endpoint used by the controller for all Token PID generation. (Default = 1h)



Datasheet Datasheet



# 17 Intel<sup>®</sup> High Definition Audio Controller Registers (D27:F0)

The Intel<sup>®</sup> High Definition Audio controller resides in PCI Device 27, Function 0 on bus 0. This function contains a set of DMA engines that are used to move samples of digitally encoded data between system memory and external codecs.

Note:

All registers in this function (including memory-mapped registers) must be addressable in byte, word, and DWord quantities. The software must always make register accesses on natural boundaries (that is, DWord accesses must be on DWord boundaries; word accesses on word boundaries, etc.) In addition, the memory-mapped register space must not be accessed with the LOCK semantic exclusive-access mechanism. If software attempts exclusive-access mechanisms to the Intel<sup>®</sup> High Definition Audio memory-mapped space, the results are undefined.

Note:

Users interested in providing feedback on the  $Intel^{\circledR}$  High Definition Audio specification or planning to implement the  $Intel^{\circledR}$  High Definition Audio specification into a future product will need to execute the  $Intel^{\circledR}$  High Definition Audio Specification Developer's Agreement. For more information, contact nextgenaudio@intel.com.

# 17.1 Intel<sup>®</sup> High Definition Audio PCI Configuration Space (Intel<sup>®</sup> High Definition Audio— D27:F0)

**Note:** Address locations that are not shown should be treated as Reserved.

Table 17-1. Intel<sup>®</sup> High Definition Audio PCI Register Address Map (Intel<sup>®</sup> High Definition Audio D27:F0) (Sheet 1 of 2)

Offset	Mnemonic	Register Name	Default	Access
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0010h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	03h	RO
0Bh	BCC	Base Class Code	04h	RO
0Ch	CLS	Cache Line Size	00h	R/W
0Dh	LT	Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	00h	RO
10h-13h	HDBARL	Intel <sup>®</sup> High Definition Audio Lower Base Address (Memory)	00000004h	R/W, RO
14h-17h	HDBARU	Intel® High Definition Audio Upper Base Address (Memory)	00000000h	R/W
2Ch-2Dh	SVID	Subsystem Vendor Identification	0000h	R/WO
2Eh-2Fh	SID	Subsystem Identification	0000h	R/WO
34h	CAPPTR	Capability List Pointer	50h	RO



Table 17-1. Intel<sup>®</sup> High Definition Audio PCI Register Address Map (Intel<sup>®</sup> High Definition Audio D27:F0) (Sheet 2 of 2)

3Ch	INTLN	Interrupt Line	00h	R/W
			See Register	-
3Dh	INTPN	Interrupt Pin	Description	RO
40h	HDCTL	Intel <sup>®</sup> High Definition Audio Control	01h	R/W, RO
44h	TCSEL	Traffic Class Select	00h	R/W
4Ch	DCKCTL	Docking Control (Mobile Only)	00h	R/W, RO
4Dh	DCKSTS	Docking Status (Mobile Only)	80h	R/WO, RO
50h-51h	PID	PCI Power Management Capability ID	6001h	R/WO, RO
52h-53h	PC	Power Management Capabilities	C842h	RO
54h-57h	PCS	Power Management Control and Status	00000000h	R/W, RO, R/WC
60h-61h	MID	MSI Capability ID	7005h	RO
62h-63h	MMC	MSI Message Control	0080h	R/W, RO
64h-67h	MMLA	MSI Message Lower Address	00000000h	R/W, RO
68h-6Bh	MMUA	SMI Message Upper Address	00000000h	R/W
6Ch-6Dh	MMD	MSI Message Data	0000h	R/W
70h-71h	PXID	PCI Express* Capability Identifiers	0010h	RO
72h-73h	PXC	PCI Express Capabilities	0091h	RO
74h-77h	DEVCAP	Device Capabilities	10000000h	RO, R/WO
78h-79h	DEVC	Device Control	0800h	R/W, RO
7Ah-7Bh	DEVS	Device Status	0010h	RO
100h-103h	VCCAP	Virtual Channel Enhanced Capability Header	13010002h	R/WO
104h-107h	PVCCAP1	Port VC Capability Register 1	00000001h	RO
108h-10Bh	PVCCAP2	Port VC Capability Register 2	00000000h	RO
10Ch-10D	PVCCTL	Port VC Control	0000h	RO
10Eh-10Fh	PVCSTS	Port VC Status	0000h	RO
110h-113h	VC0CAP	VC0 Resource Capability	00000000h	RO
114h-117h	VC0CTL	VC0 Resource Control	800000FFh	R/W, RO
11Ah-11Bh	VC0STS	VC0 Resource Status	0000h	RO
11Ch-11Fh	VCiCAP	VCi Resource Capability	00000000h	RO
120h-123h	VCiCTL	VCi Resource Control	00000000h	R/W, RO
126h-127h	VCiSTS	VCi Resource Status	0000h	RO
130h-133h	RCCAP	Root Complex Link Declaration Enhanced Capability Header	00010005h	RO
134h-137h	ESD	Element Self Description	0F000100h	RO
140h-143h	L1DESC	Link 1 Description	00000001h	RO
148h-14Bh	L1ADDL	Link 1 Lower Address	See Register Description	RO
14Ch-14Fh	L1ADDU	Link 1 Upper Address	00000000h	RO



# 17.1.1 VID—Vendor Identification Register (Intel® High Definition Audio Controller—D27:F0)

Offset: 00h-01h Attribute: RO Default Value: 8086h Size: 16 bits

Bit	Description
15:0	Vendor ID—RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

# 17.1.2 DID—Device Identification Register (Intel® High Definition Audio Controller—D27:F0)

Offset Address: 02h-03h Attribute: RO
Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID</b> —RO. This is a 16-bit value assigned to the PCH's Intel <sup>®</sup> High Definition Audio controller. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.



# 17.1.3 PCICMD—PCI Command Register (Intel® High Definition Audio Controller—D27:F0)

Offset Address: 04h-05h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description	
15:11	Reserved	
10	Interrupt Disable (ID)—R/W.  0= The INTx# signals may be asserted.  1= The Intel <sup>®</sup> High Definition Audio controller's INTx# signal will be de-asserted.  NOTE: This bit does not affect the generation of MSIs.	
9	Fast Back to Back Enable (FBE)—RO. Not implemented. Hardwired to 0.	
8	<b>SERR# Enable (SERR_EN)</b> —R/W. SERR# is not generated by the PCH Intel <sup>®</sup> High Definition Audio Controller.	
7	Wait Cycle Control (WCC)—RO. Not implemented. Hardwired to 0.	
6	Parity Error Response (PER)—R/W. Not implemented.	
5	VGA Palette Snoop (VPS). Not implemented. Hardwired to 0.	
4	Memory Write and Invalidate Enable (MWIE)—RO. Not implemented. Hardwired to 0.	
3	Special Cycle Enable (SCE). Not implemented. Hardwired to 0.	
2	Bus Master Enable (BME)—R/W. Controls standard PCI Express* bus mastering capabilities for Memory and I/O, reads and writes. Note that this bit also controls MSI generation since MSI's are essentially Memory writes.  0 = Disable 1 = Enable	
1	Memory Space Enable (MSE)—R/W. Enables memory space addresses to the Intel® High Definition Audio controller.  0 = Disable 1 = Enable	
0	I/O Space Enable (IOSE)—RO. Hardwired to 0 since the Intel $^{\circledR}$ High Definition Audio controller does not implement I/O space.	

Datasheet Datasheet



# 17.1.4 PCISTS—PCI Status Register (Intel<sup>®</sup> High Definition Audio Controller—D27:F0)

Offset Address: 06h-07h Attribute: RO, R/WC Default Value: 0010h Size: 16 bits

Bit	Description
15	Detected Parity Error (DPE)—RO. Not implemented. Hardwired to 0.
14	SERR# Status (SERRS)—RO. Not implemented. Hardwired to 0.
13	Received Master Abort (RMA)—R/WC. Software clears this bit by writing a 1 to it.  0 = No master abort received.  1 = The Intel <sup>®</sup> High Definition Audio controller sets this bit when, as a bus master, it receives a master abort. When set, the Intel <sup>®</sup> High Definition Audio controller clears the run bit for the channel that received the abort.
12	Received Target Abort (RTA)—RO. Not implemented. Hardwired to 0.
11	Signaled Target Abort (STA)—RO. Not implemented. Hardwired to 0.
10:9	DEVSEL# Timing Status (DEV_STS)—RO. Does not apply. Hardwired to 0.
8	Data Parity Error Detected (DPED)—RO. Not implemented. Hardwired to 0.
7	Fast Back to Back Capable (FB2BC)—RO. Does not apply. Hardwired to 0.
6	Reserved.
5	66 MHz Capable (66MHZ_CAP)—RO. Does not apply. Hardwired to 0.
4	Capabilities List (CAP_LIST)—RO. Hardwired to 1. Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at configuration offset 34h.
3	Interrupt Status (IS)—RO.  0 = This bit is 0 after the interrupt is cleared.  1 = This bit is 1 when the INTx# is asserted.  Note that this bit is not set by an MSI.
2:0	Reserved.



#### 17.1.5 RID—Revision Identification Register (Intel® High Definition Audio Controller—D27:F0)

Offset: 08h Attribute: RO Default Value: See bit description Size: 8 Bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

#### 17.1.6 PI—Programming Interface Register (Intel® High Definition Audio Controller—D27:F0)

Offset: 09h Attrib ute: RO Default Value: 00h Size: 8 bits

Ī	Bit	Description
	7:0	Programming Interface—RO.

#### 17.1.7 SCC—Sub Class Code Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 0Ah Attribute: RO Default Value: 03h Size: 8 bits

Bit	Description
7:0	Sub Class Code (SCC)—RO.  03h = Audio Device

#### 17.1.8 BCC—Base Class Code Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 0Bh Attribute: RO Default Value: 04h Size: 8 bits

Bit	Description
7:0	Base Class Code (BCC)—RO.
7:0	04h = Multimedia device

## 17.1.9 CLS—Cache Line Size Register (Intel<sup>®</sup> High Definition Audio Controller—D27:F0)

Address Offset: 0Ch Attribute: R/W Default Value: 00h Size: 8 bits

Е	Bit	Description
7	7:0	Cache Line Size—R/W. Implemented as R/W register, but has no functional impact to the PCH



#### 17.1.10 LT—Latency Timer Register (Intel<sup>®</sup> High Definition Audio Controller—D27:F0)

Address Offset: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Latency Timer—RO. Hardwired to 00

#### 17.1.11 HEADTYP—Header Type Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 0Eh Attribute: RO
Default Value: 00h Size: 8 bits

Bit	Description
7:0	Header Type—RO. Hardwired to 00.

# 17.1.12 HDBARL—Intel<sup>®</sup> High Definition Audio Lower Base Address Register (Intel<sup>®</sup> High Definition Audio—D27:F0)

Address Offset: 10h-13h Attribute: R/W, RO Default Value: 00000004h Size: 32 bits

Bit	Description
31:14	<b>Lower Base Address (LBA)</b> —R/W. Base address for the Intel <sup>®</sup> High Definition Audio controller's memory mapped configuration registers. 16 Kbytes are requested by hardwiring bits 13:4 to 0s.
13:4	Reserved.
3	Prefetchable (PREF)—RO. Hardwired to 0 to indicate that this BAR is NOT prefetchable
2:1	Address Range (ADDRNG)—RO. Hardwired to 10b, indicating that this BAR can be located anywhere in 64-bit address space.
0	Space Type (SPTYP)—RO. Hardwired to 0. Indicates this BAR is located in memory space.

# 17.1.13 HDBARU—Intel® High Definition Audio Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 14h–17h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Upper Base Address (UBA)</b> —R/W. Upper 32 bits of the Base address for the Intel <sup>®</sup> High Definition Audio controller's memory mapped configuration registers.



#### 17.1.14 SVID—Subsystem Vendor Identification Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 2Ch-2Dh Attribute: R/WO Default Value: 0000h Size: 16 bits

Function Level Reset: No

The SVID register, in combination with the Subsystem ID register (D27:F0:2Eh), enable the operating environment to distinguish one audio subsystem from the other(s).

This register is implemented as write-once register. Once a value is written to it, the value can be read back. Any subsequent writes will have no effect.

This register is not affected by the D3<sub>HOT</sub> to D0 transition.

Bit	Description
15:0	Subsystem Vendor ID—R/W0.

#### 17.1.15 SID—Subsystem Identification Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 2Eh-2Fh Attribute: R/WO Default Value: 0000h Size: 16 bits

Function Level Reset: No

The SID register, in combination with the Subsystem Vendor ID register (D27:F0:2Ch) make it possible for the operating environment to distinguish one audio subsystem from the other(s).

This register is implemented as write-once register. Once a value is written to it, the value can be read back. Any subsequent writes will have no effect.

This register is not affected by the  $D3_{HOT}$  to D0 transition.

Bit	Description
15:0	Subsystem ID—R/WO.

#### 17.1.16 CAPPTR—Capabilities Pointer Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 34h Attribute: RO
Default Value: 50h Size: 8 bits

This register indicates the offset for the capability pointer.

Bit	Description
7:0	Capabilities Pointer (CAP_PTR)—RO. This field indicates that the first capability pointer offset is offset 50h (Power Management Capability)



# 17.1.17 INTLN—Interrupt Line Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 3Ch Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description	
7:0	Interrupt Line (INT_LN)—R/W. This data is not used by the PCH. It is used to communicate to software the interrupt line that the interrupt pin is connected to.	

## 17.1.18 INTPN—Interrupt Pin Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 3Dh Attribute: RO
Default Value: See Description Size: 8 bits

Bit	Description
7:4	Reserved.
3:0	Interrupt Pin—RO. This reflects the value of D27IP.ZIP (Chipset Config Registers:Offset 3110h:bits 3:0).

# 17.1.19 HDCTL—Intel<sup>®</sup> High Definition Audio Control Register (Intel<sup>®</sup> High Definition Audio Controller—D27:F0)

Address Offset: 40h Attribute: RO Default Value: 01h Size: 8 bits

Bit	Description
7:1	Reserved.
0	Intel <sup>®</sup> High Definition Signal Mode—RO. This bit is hardwired to 1 (High Definition Audio mode).



#### 17.1.20 TCSEL—Traffic Class Select Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 44h Attribute: R/W Default Value: 00h Size: 8 bits

Function Level Reset: No

This register assigned the value to be placed in the TC field. CORB and RIRB data will always be assigned TC0.

Bit	Description
7:3	Reserved.
2:0	Intel <sup>®</sup> HIgh Definition Audio Traffic Class Assignment (TCSEL)— R/W.  This register assigns the value to be placed in the Traffic Class field for input data, output data, and buffer descriptor transactions.  000 = TC0  001 = TC1  010 = TC2  011 = TC3  100 = TC4
	101 = TC5 110 = TC6 111 = TC7 NOTE: These bits are not reset on D3 <sub>HOT</sub> to D0 transition; however, they are reset by PLTRST#.

#### 17.1.21 DCKCTL—Docking Control Register (Mobile Only) (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 4Ch Attribute: R/W, RO Default Value: 00h Size: 8 bits

Function Level Reset: No

Bit	Description
7:1	Reserved.
	Dock Attach (DA)—R/W / RO. Software writes a 1 to this bit to initiate the docking sequence on the HDA_DOCK_EN# and HDA_DOCK_RST# signals. When the docking sequence is complete, hardware will set the Dock Mated (GSTS.DM) status bit to 1.
0	Software writes a 0 to this bit to initiate the undocking sequence on the HDA_DOCK_EN# and HDA_DOCK_RST# signals. When the undocking sequence is complete, hardware will set the Dock Mated (GSTS.DM) status bit to 0.
	Note that software must check the state of the Dock Mated (GSTS.DM) bit prior to writing to the Dock Attach bit. Software shall only change the DA bit from 0 to 1 when DM=0. Likewise, software shall only change the DA bit from 1 to 0 when DM=1. If these rules are violated, the results are undefined.  Note that this bit is Read Only when the DCKSTS.DS bit = 0.



#### 17.1.22 DCKSTS—Docking Status Register (Mobile Only) (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 4Dh Attribute: R/WO, RO Default Value: 80h Size: 8 bits

Function Level Reset: No

Bit	Description
7	<b>Docking Supported (DS)</b> —R/WO: A 1 indicates that PCH supports HD Audio Docking. The DCKCTL.DA bit is only writable when this DS bit is 1. ACPI BIOS software should only branch to the docking routine when this DS bit is 1. BIOS may clear this bit to 0 to prohibit the ACPI BIOS software from attempting to run the docking routines. Note that this bit is reset to its default value only on a PLTRST#, but not on a CRST# or D3hot-to-D0 transition.
6:1	Reserved.
	<b>Dock Mated (DM)</b> —RO: This bit effectively communicates to software that an Intel <sup>®</sup> HD Audio docked codec is physically and electrically attached.
0	Controller hardware sets this bit to 1 after the docking sequence triggered by writing a 1 to the Dock Attach (GCTL.DA) bit is completed (HDA_DOCK_RST# de-assertion). This bit indicates to software that the docked codec(s) may be discovered using the STATESTS register and then enumerated.
	Controller hardware sets this bit to 0 after the undocking sequence triggered by writing a 0 to the Dock Attach (GCTL.DA) bit is completed (HDA_DOCK_EN# de-asserted). This bit indicates to software that the docked codec(s) may be physically undocked.

# 17.1.23 PID—PCI Power Management Capability ID Register (Intel<sup>®</sup> High Definition Audio Controller—D27:F0)

Address Offset: 50h-51h Attribute: R/WO, RO Default Value: 6001h Size: 16 bits

Function Level Reset: No (Bits 7:0 only)

Bit	Description
15:8	<b>Next Capability (Next)</b> —R/WO. Points to the next capability structure (MSI).
7:0	Cap ID (CAP)—RO. Hardwired to 01h. Indicates that this pointer is a PCI power management capability. These bits are not reset by Function Level Reset.



## 17.1.24 PC—Power Management Capabilities Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 52h-53h Attribute: RO 16 bits Default Value: C842h Size:

Bit	Description
15:11	<b>PME Support</b> —RO. Hardwired to 11001b. Indicates PME# can be generated from D3 and D0 states.
10	D2 Support—RO. Hardwired to 0. Indicates that D2 state is not supported.
9	D1 Support —RO. Hardwired to 0. Indicates that D1 state is not supported.
8:6	<b>Aux Current</b> —RO. Hardwired to 001b. Reports 55 mA maximum suspend well current required when in the D3 <sub>COLD</sub> state.
5	Device Specific Initialization (DSI)—RO. Hardwired to 0. Indicates that no device specific initialization is required.
4	Reserved
3	PME Clock (PMEC)—RO. Does not apply. Hardwired to 0.
2:0	<b>Version</b> —RO. Hardwired to 010b. Indicates support for version 1.1 of the PCI Power Management Specification.

# 17.1.25 PCS—Power Management Control and Status Register (Intel® High Definition Audio Controller—D27:F0)

RO, R/W, R/WC 32 bits Address Offset: 54h-57h Attribute:

00000000h Default Value: Size:

Function Level Reset: No

Bit	Description
31:24	Data—RO. Does not apply. Hardwired to 0.
23	Bus Power/Clock Control Enable—RO. Does not apply. Hardwired to 0.
22	B2/B3 Support—RO. Does not apply. Hardwired to 0.
21:16	Reserved.
15	PME Status (PMES)—R/WC.  0 = Software clears the bit by writing a 1 to it.  1 = This bit is set when the Intel <sup>®</sup> High Definition Audio controller would normally assert the PME# signal independent of the state of the PME_EN bit (bit 8 in this register).  This bit is in the resume well and is cleared by a power-on reset. Software must not make assumptions about the reset state of this bit and must set it appropriately.
14:9	Reserved
8	PME Enable (PMEE)—R/W.  0 = Disable  1 = When set and if corresponding PMES also set, the Intel <sup>®</sup> High Definition Audio controller sets the PME_B0_STS bit in the GPE0_STS register (PMBASE +28h).  This bit is in the resume well and is cleared on a power-on reset. Software must not make assumptions about the reset state of this bit and must set it appropriately.
7:2	Reserved



Bit	Description
	<b>Power State (PS)</b> —R/W. This field is used both to determine the current power state of the Intel <sup>®</sup> High Definition Audio controller and to set a new power state.
	00 = D0 state
	11 = D3 <sub>HOT</sub> state
	Others = reserved
1:0	<ol> <li>NOTES:</li> <li>If software attempts to write a value of 01b or 10b in to this field, the write operation must complete normally; however, the data is discarded and no state change occurs.</li> <li>When in the D3<sub>HOT</sub> states, the Intel<sup>®</sup> High Definition Audio controller's configuration space is available, but the IO and memory space are not. Additionally, interrupts are blocked.</li> <li>When software changes this value from D3<sub>HOT</sub> state to the D0 state, an internal warm (soft) reset is generated, and software must re-initialize the function.</li> </ol>

# 17.1.26 MID—MSI Capability ID Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 60h-61h Attribute: RO Default Value: 7005h Size: 16 bits

Bit	Description
15:8	<b>Next Capability (Next)</b> —RO. Hardwired to 70h. Points to the PCI Express* capability structure.
7:0	Cap ID (CAP)—RO. Hardwired to 05h. Indicates that this pointer is a MSI capability

# 17.1.27 MMC—MSI Message Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 62h-63h Attribute: RO, R/W Default Value: 0080h Size: 16 bits

Bit	Description
15:8	Reserved
7	<b>64b Address Capability (64ADD)</b> —RO. Hardwired to 1. Indicates the ability to generate a 64-bit message address
6:4	Multiple Message Enable (MME)—RO. Normally this is a R/W register. However since only 1 message is supported, these bits are hardwired to $000 = 1$ message.
3:1	Multiple Message Capable (MMC)—RO. Hardwired to 0 indicating request for 1 message.
	MSI Enable (ME)—R/W.
0	0 = an MSI may not be generated
	1 = an MSI will be generated instead of an INTx signal.



#### 17.1.28 MMLA—MSI Message Lower Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 64h-67h Attribute: RO, R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:2	Message Lower Address (MLA)—R/W. Lower address used for MSI message.
1:0	Reserved.

## 17.1.29 MMUA—MSI Message Upper Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 68h-6Bh Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	Message Upper Address (MUA)—R/W. Upper 32-bits of address used for MSI message.

## 17.1.30 MMD—MSI Message Data Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 6Ch-6Dh Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:0	Message Data (MD)—R/W. Data used for MSI message.

#### 17.1.31 PXID—PCI Express\* Capability ID Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 70h-71h Attribute: RO Default Value: 0010h Size: 16 bits

Bit	Description
15:8	<b>Next Capability (Next)</b> —RO. Hardwired to 0. Indicates that this is the last capability structure in the list.
7:0	Cap ID (CAP)—RO. Hardwired to 10h. Indicates that this pointer is a PCI Express* capability structure.



# 17.1.32 PXC—PCI Express\* Capabilities Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 72h-73h Attribute: RO Default Value: 0091h Size: 16 bits

Bit	Description
15:14	Reserved
13:9	Interrupt Message Number (IMN)—RO. Hardwired to 0.
8	Slot Implemented (SI)—RO. Hardwired to 0.
7:4	<b>Device/Port Type (DPT)</b> —RO. Hardwired to 1001b. Indicates that this is a Root Complex Integrated endpoint device.
3:0	Capability Version (CV)—RO. Hardwired to 0001b. Indicates version #1 PCI Express capability

# 17.1.33 DEVCAP—Device Capabilities Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 74h-77h Attribute: R/WO, RO Default Value: 10000000h Size: 32 bits

Function Level Reset: No

Bit	Description
31:29	Reserved
28	<b>Function Level Reset (FLR)</b> —R/WO. A 1 indicates that the PCH HD Audio Controller supports the Function Level Reset Capability.
27:26	Captured Slot Power Limit Scale (SPLS)—RO. Hardwired to 0.
25:18	Captured Slot Power Limit Value (SPLV)—RO. Hardwired to 0.
17:15	Reserved
14	Power Indicator Present—RO. Hardwired to 0.
13	Attention Indicator Present—RO. Hardwired to 0.
12	Attention Button Present—RO. Hardwired to 0.
11:9	Endpoint L1 Acceptable Latency—R/WO.
8:6	Endpoint LOs Acceptable Latency—R/WO.
5	Extended Tag Field Support—RO. Hardwired to 0. Indicates 5-bit tag field support
4:3	Phantom Functions Supported—RO. Hardwired to 0. Indicates that phantom functions not supported
2:0	Max Payload Size Supported—RO. Hardwired to 0. Indicates 128-B maximum payload size capability



# 17.1.34 DEVC—Device Control Register (Intel® High Definition Audio Controller—D27:F0)

R/W, RO 16 bits Address Offset: 78h-79h Attribute: Default Value: 0800h Function Level Reset: No (Bit 11 Only) Size:

Bit	Description
15	Initiate FLR (IF)—R/W. This bit is used to initiate FLR transition.  1 = A write of 1 initiates FLR transition. Since hardware does not respond to any cycles until FLR completion, the read value by software from this bit is 0.
14:12	Max Read Request Size—RO. Hardwired to 0 enabling 128B maximum read request size.
11	No Snoop Enable (NSNPEN)—R/W.  0 = The Intel <sup>®</sup> High Definition Audio controller will not set the No Snoop bit. In this case, isochronous transfers will not use VC1 (VCi) even if it is enabled since VC1 is never snooped. Isochronous transfers will use VC0.  1 = The Intel <sup>®</sup> High Definition Audio controller is permitted to set the No Snoop bit in the Requester Attributes of a bus master transaction. In this case, VC0 or VC1 may be used for isochronous transfers.
	<b>NOTE</b> : This bit is not reset on $D3_{HOT}$ to D0 transition; however, it is reset by PLTRST#. This bit is not reset by Function Level Reset.
10	Auxiliary Power Enable—RO. Hardwired to 0, indicating that Intel <sup>®</sup> High Definition Audio device does not draw AUX power
9	Phantom Function Enable—RO. Hardwired to 0 disabling phantom functions.
8	Extended Tag Field Enable—RO. Hardwired to 0 enabling 5-bit tag.
7:5	Max Payload Size—RO. Hardwired to 0 indicating 128B.
4	Enable Relaxed Ordering—RO. Hardwired to 0 disabling relaxed ordering.
3	Unsupported Request Reporting Enable—R/W. Not implemented.
2	Fatal Error Reporting Enable—R/W. Not implemented.
1	Non-Fatal Error Reporting Enable—R/W. Not implemented.
0	Correctable Error Reporting Enable—R/W. Not implemented.



# 17.1.35 DEVS—Device Status Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 7Ah-7Bh Attribute: RO Default Value: 0010h Size: 16 bits

Bit	Description
15:6	Reserved
5	Transactions Pending—RO.  0 = Indicates that completions for all non-posted requests have been received  1 = Indicates that Intel <sup>®</sup> High Definition Audio controller has issued non-posted requests which have not been completed.
4	<b>AUX Power Detected</b> —RO. Hardwired to 1 indicating the device is connected to resume power
3	Unsupported Request Detected—RO. Not implemented. Hardwired to 0.
2	Fatal Error Detected—RO. Not implemented. Hardwired to 0.
1	Non-Fatal Error Detected—RO. Not implemented. Hardwired to 0.
0	Correctable Error Detected—RO. Not implemented. Hardwired to 0.

# 17.1.36 VCCAP—Virtual Channel Enhanced Capability Header (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 100h-103h Attribute: R/WO Default Value: 13010002h Size: 32 bits

Bit	Description
31:20	Next Capability Offset—R/WO. Points to the next capability header.  130h = Root Complex Link Declaration Enhanced Capability Header  000h = Root Complex Link Declaration Enhanced Capability Header is not supported.
19:16	Capability Version—R/WO.  Oh =PCI Express Virtual channel capability and the Root Complex Topology Capability structure are not supported.  1h =PCI Express Virtual channel capability and the Root Complex Topology Capability structure are supported.
15:0	PCI Express* Extended Capability—R/WO.  0000h =PCI Express Virtual channel capability and the Root Complex Topology Capability structure are not supported.  0002h =PCI Express Virtual channel capability and the Root Complex Topology Capability structure are supported.



#### 17.1.37 PVCCAP1—Port VC Capability Register 1 (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 104h-107h Attribute: RO Default Value: 00000001h Size: 32 bits

Bit	Description
31:12	Reserved.
11:10	Port Arbitration Table Entry Size—RO. Hardwired to 0 since this is an endpoint device.
9:8	Reference Clock—RO. Hardwired to 0 since this is an endpoint device.
7	Reserved.
6:4	Low Priority Extended VC Count—RO. Hardwired to 0. Indicates that only VC0 belongs to the low priority VC group
3	Reserved.
2:0	<b>Extended VC Count</b> —RO. Hardwired to 001b. Indicates that 1 extended VC (in addition to VC0) is supported by the Intel <sup>®</sup> High Definition Audio controller.

# 17.1.38 PVCCAP2—Port VC Capability Register 2 (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 108h-10Bh Attribute: RO Default Value: 0000000h Size: 32 bits

Bit	Description
31:24	VC Arbitration Table Offset—RO. Hardwired to 0 indicating that a VC arbitration table is not present.
23:8	Reserved.
7:0	VC Arbitration Capability—RO. Hardwired to 0. These bits are not applicable since the Intel $^{\circledR}$ High Definition Audio controller reports a 0 in the Low Priority Extended VC Count bits in the PVCCAP1 register.

# 17.1.39 PVCCTL—Port VC Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 10Ch-10Dh Attribute: RO Default Value: 0000h Size: 16 bits

Bit	Description
15:4	Reserved.
3:1	VC Arbitration Select—RO. Hardwired to 0. Normally these bits are R/W. However, these bits are not applicable since the Intel $^{\circledR}$ High Definition Audio controller reports a 0 in the Low Priority Extended VC Count bits in the PVCCAP1 register
0	Load VC Arbitration Table—RO. Hardwired to 0 since an arbitration table is not present.



# 17.1.40 PVCSTS—Port VC Status Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 10Eh-10Fh Attribute: RO Default Value: 0000h Size: 16 bits

Bit	Description
15:1	Reserved.
0	VC Arbitration Table Status—RO. Hardwired to 0 since an arbitration table is not present.

# 17.1.41 VCOCAP—VCO Resource Capability Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 110h-113h Attribute: RO Default Value: 0000000h Size: 32 bits

Bit	Description			
31:24	Port Arbitration Table Offset—RO. Hardwired to 0 since this field is not valid for endpoint devices			
23	Reserved.			
22:16	Maximum Time Slots—RO. Hardwired to 0 since this field is not valid for endpoint devices			
15	Reject Snoop Transactions—RO. Hardwired to 0 since this field is not valid for endpoint devices.			
14	Advanced Packet Switching—RO. Hardwired to 0 since this field is not valid for endpoint devices			
13:8	Reserved.			
7:0	Port Arbitration Capability—RO. Hardwired to 0 since this field is not valid for endpoint devices			



# 17.1.42 VC0CTL—VC0 Resource Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 114h-117h Attribute: R/W, RO Default Value: 800000FFh Size: 32 bits

Function Level Reset: No

Bit	Description			
31	VC0 Enable—RO. Hardwired to 1 for VC0.			
30:27	Reserved.			
26:24	VC0 ID—RO. Hardwired to 0 since the first VC is always assigned as VC0			
23:20	Reserved.			
19:17	Port Arbitration Select—RO. Hardwired to 0 since this field is not valid for endpoint devices			
16	Load Port Arbitration Table—RO. Hardwired to 0 since this field is not valid for endpoint devices			
15:8	Reserved.			
7:0	<b>TC/VC0 Map—</b> R/W, RO. Bit 0 is hardwired to 1 since TC0 is always mapped VC0. Bits [7:1] are implemented as R/W bits.			

# 17.1.43 VCOSTS—VCO Resource Status Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 11Ah-11Bh Attribute: RO Default Value: 0000h Size: 16 bits

Bit	Description			
15:2	Reserved.			
1	VC0 Negotiation Pending—RO. Hardwired to 0 since this bit does not apply to the integrated Intel <sup>®</sup> High Definition Audio device			
0	Port Arbitration Table Status—RO. Hardwired to 0 since this field is not valid for endpoint devices			



# 17.1.44 VCiCAP—VCi Resource Capability Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 11Ch-11Fh Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description		
31:24	Port Arbitration Table Offset—RO. Hardwired to 0 since this field is not valid for endpoint devices.		
23	Reserved.		
22:16	Maximum Time Slots—RO. Hardwired to 0 since this field is not valid for endpoint devices		
15	Reject Snoop Transactions—RO. Hardwired to 0 since this field is not valid for endpoint devices		
14	Advanced Packet Switching—RO. Hardwired to 0 since this field is not valid for endpoint devices		
13:8	Reserved		
7:0	Port Arbitration Capability—RO. Hardwired to 0 since this field is not valid for endpoint devices		

# 17.1.45 VCiCTL—VCi Resource Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 120h-123h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Function Level Reset: No

Bit	Description			
31	VCi Enable—R/W.  0 = VCi is disabled  1 = VCi is enabled			
	<b>NOTE</b> : This bit is not reset on D3 <sub>HOT</sub> to D0 transition; however, it is reset by PLTRST#.			
30:27	Reserved.			
26:24	VCi ID—R/W. This field assigns a VC ID to the VCi resource. This field is not used by the PCH hardware, but it is R/W to avoid confusing software.			
23:20	Reserved.			
19:17	Port Arbitration Select—RO. Hardwired to 0 since this field is not valid for endpoint devices			
16	Load Port Arbitration Table—RO. Hardwired to 0 since this field is not valid for endpoint devices			
15:8	Reserved.			
7:0	TC/VCi Map—R/W, RO. This field indicates the TCs that are mapped to the VCi resource. Bit 0 is hardwired to 0 indicating that it cannot be mapped to VCi. Bits [7 are implemented as R/W bits. This field is not used by the PCH hardware, but it is to avoid confusing software.			



#### 17.1.46 VCiSTS—VCi Resource Status Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 126h-127h Attribute: RO Default Value: 0000h Size: 16 bits

Bit	Description			
15:2	Reserved.			
1	VCi Negotiation Pending—RO. Does not apply. Hardwired to 0.			
0	Port Arbitration Table Status—RO. Hardwired to 0 since this field is not valid for endpoint devices.			

# 17.1.47 RCCAP—Root Complex Link Declaration Enhanced Capability Header Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 130h Attribute: RO Default Value: 00010005h Size: 32 bits

Bit	Description			
31:20	Next Capability Offset—RO. Hardwired to 0 indicating this is the last capability.			
19:16	Capability Version—RO. Hardwired to 1h.			
15:0	PCI Express* Extended Capability ID—RO. Hardwired to 0005h.			

#### 17.1.48 ESD—Element Self Description Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 134h-137h Attribute: RO Default Value: 0F000100h Size: 32 bits

Bit	Description			
31:24	<b>Port Number</b> —RO. Hardwired to 0Fh indicating that the Intel <sup>®</sup> High Definition Audio controller is assigned as Port #15d.			
23:16	<b>Component ID</b> —RO. This field returns the value of the ESD.CID field of the chip configuration section. ESD.CID is programmed by BIOS.			
15:8	<b>Number of Link Entries</b> —RO. The Intel <sup>®</sup> High Definition Audio only connects to one device, the PCH egress port. Therefore, this field reports a value of 1h.			
7:4	Reserved.			
3:0	<b>Element Type (ELTYP)</b> —RO. The Intel <sup>®</sup> High Definition Audio controller is an integrated Root Complex Device. Therefore, the field reports a value of 0h.			



#### 17.1.49 L1DESC—Link 1 Description Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 140h-143h Attribute: RO Default Value: 00000001h Size: 32 bits

Bit	Description		
31:24	<b>Target Port Number</b> —RO. The Intel <sup>®</sup> High Definition Audio controller targets the PCH's Port 0.		
23:16	<b>Target Component ID</b> —RO. This field returns the value of the ESD.CID field of the chip configuration section. ESD.CID is programmed by BIOS.		
15:2	Reserved.		
1	Link Type—RO. Hardwired to 0 indicating Type 0.		
0	Link Valid—RO. Hardwired to 1.		

#### 17.1.50 L1ADDL—Link 1 Lower Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 148h–14Bh Attribute: RO Default Value: See Register Description Size: 32 bits

Bit	Description	
31:14	<b>Link 1 Lower Address</b> —RO. Hardwired to match the RCBA register value in the PCI-LPC bridge (D31:F0:F0h).	
13:0	Reserved.	

# 17.1.51 L1ADDU—Link 1 Upper Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 14Ch-14Fh Attribute: RO Default Value: 0000000h Size: 32 bits

Bit	Description
31:0	Link 1 Upper Address—RO. Hardwired to 00000000h.



# 17.2 Intel<sup>®</sup> High Definition Audio Memory Mapped Configuration Registers (Intel<sup>®</sup> High Definition Audio— D27:F0)

The base memory location for these memory mapped configuration registers is specified in the HDBAR register (D27:F0:offset 10h and D27:F0:offset 14h). The individual registers are then accessible at HDBAR + Offset as indicated in Table 17-2.

These memory mapped registers must be accessed in byte, word, or DWord quantities.

Table 17-2. Intel<sup>®</sup> High Definition Audio PCI Register Address Map (Intel<sup>®</sup> High Definition Audio D27:F0) (Sheet 1 of 4)

HDBAR + Offset	Mnemonic	Register Name	Default	Access
00h-01h	GCAP	Global Capabilities	4401h	RO
02h	VMIN	Minor Version	00h	RO
03h	VMAJ	Major Version	01h	RO
04h-05h	OUTPAY	Output Payload Capability	003Ch	RO
06h-07h	INPAY	Input Payload Capability	001Dh	RO
08h-0Bh	GCTL	Global Control	00000000h	R/W
0Ch-0Dh	WAKEEN	Wake Enable	0000h	R/W
0Eh-0Fh	STATESTS	State Change Status	0000h	R/WC
10h-11h	GSTS	Global Status	0000h	R/WC
12h-13h	Rsv	Reserved	0000h	RO
14h-17h	Rsv	Reserved 000	00000h	RO
18h-19h	OUTSTRMPAY	Output Stream Payload Capability	0030h	RO
1Ah-1Bh	INSTRMPAY	Input Stream Payload Capability	0018h	RO
1Ch-1Fh	Rsv	Reserved	00000000h	RO
20h-23h	INTCTL	Interrupt Control	00000000h	R/W
24h-27h	INTSTS	Interrupt Status	00000000h	RO
30h-33h	WALCLK	Wall Clock Counter	00000000h	RO
34-37h	Rsv	Reserved	00000000h	RO
38h-3Bh	SSYNC	Stream Synchronization	00000000h	R/W
40h-43h	CORBLBASE	CORB Lower Base Address	00000000h	R/W, RO
44h-47h	CORBUBASE	CORB Upper Base Address	00000000h	R/W
48h-49h	CORBWP	CORB Write Pointer	0000h	R/W
4Ah-4Bh	CORBRP	CORB Read Pointer	0000h	R/W, RO
4Ch	CORBCTL	CORB Control	00h	R/W
4Dh	CORBST	CORB Status	00h	R/WC
4Eh	CORBSIZE	CORB Size	42h	RO
50h-53h	RIRBLBASE	RIRB Lower Base Address	00000000h	R/W, RO
54h-57h	RIRBUBASE	RIRB Upper Base Address	00000000h	R/W
58h-59h	RIRBWP	RIRB Write Pointer	0000h	R/W, RO



Table 17-2. Intel<sup>®</sup> High Definition Audio PCI Register Address Map (Intel<sup>®</sup> High Definition Audio D27:F0) (Sheet 2 of 4)

HDBAR + Offset Mnemonic		Register Name	Default	Access
5Ah-5Bh	RINTCNT	Response Interrupt Count	0000h	R/W
5Ch	RIRBCTL	RIRB Control	00h	R/W
5Dh	RIRBSTS	RIRB Status	00h	R/WC
5Eh	RIRBSIZE	RIRB Size	42h	RO
60h-63h	IC	Immediate Command	00000000h	R/W
64h-67h	IR	Immediate Response	00000000h	RO
68h-69h	IRS	Immediate Command Status	0000h	R/W, R/ WC
70h-73h	DPLBASE	DMA Position Lower Base Address	00000000h	R/W, RO
74h-77h	DPUBASE	DMA Position Upper Base Address	00000000h	R/W
80-82h	ISD0CTL	Input Stream Descriptor 0 (ISD0) Control	040000h	R/W, RO
83h	ISD0STS	ISD0 Status	00h	R/WC, RO
84h-87h	ISD0LPIB	ISD0 Link Position in Buffer	00000000h	RO
88h-8Bh	ISD0CBL	ISD0 Cyclic Buffer Length	00000000h	R/W
8Ch-8Dh	ISD0LVI	ISD0 Last Valid Index	0000h	R/W
8Eh-8F	ISD0FIFOW	ISD0 FIFO Watermark	0004h	R/W
90h-91h	ISD0FIFOS	ISD0 FIFO Size	0077h	RO
92h-93h	ISD0FMT	ISD0 Format	0000h	R/W
98h-9Bh	ISD0BDPL	ISD0 Buffer Descriptor List Pointer- Lower Base Address	00000000h	R/W, RO
9Ch-9Fh	ISD0BDPU	ISD0 Buffer Description List Pointer- Upper Base Address	00000000h	R/W
A0h-A2h	ISD1CTL	Input Stream Descriptor 1(ISD01) Control	040000h	R/W, RO
A3h	ISD1STS	ISD1 Status	00h	R/WC, RO
A4h-A7h	ISD1LPIB	ISD1 Link Position in Buffer	00000000h	RO
A8h-ABh	ISD1CBL	ISD1 Cyclic Buffer Length	00000000h	R/W
ACh-ADh	ISD1LVI	ISD1 Last Valid Index	0000h	R/W
AEh-AFh	ISD1FIFOW	ISD1 FIFO Watermark	0004h	R/W
B0h-B1h	ISD1FIFOS	ISD1 FIFO Size	0077h	RO
B2h-B3h	ISD1FMT	ISD1 Format	0000h	R/W
B8h-BBh	ISD1BDPL	ISD1 Buffer Descriptor List Pointer- Lower Base Address	00000000h	R/W, RO
BCh-BFh	ISD1BDPU	ISD1 Buffer Description List Pointer- Upper Base Address	00000000h	R/W
C0h-C2h	ISD2CTL	Input Stream Descriptor 2 (ISD2) Control	040000h	R/W, RO
C3h	ISD2STS	ISD2 Status	00h	R/WC, RO
		<del>-</del>		



Table 17-2. Intel<sup>®</sup> High Definition Audio PCI Register Address Map (Intel<sup>®</sup> High Definition Audio D27:F0) (Sheet 3 of 4)

HDBAR + Offset	Mnemonic	Register Name	Default	Access
C4h-C7h	ISD2LPIB	ISD2 Link Position in Buffer	00000000h	RO
C8h-CBh	ISD2CBL	ISD2 Cyclic Buffer Length	00000000h	R/W
CCh-CDh	ISD2LVI	ISD2 Last Valid Index	0000h	R/W
CEh-CFh	ISD1FIFOW	ISD1 FIFO Watermark	0004h	R/W
D0h-D1h	ISD2FIFOS	ISD2 FIFO Size	0077h	RO
D2h-D3h	ISD2FMT	ISD2 Format	0000h	R/W
D8h-DBh	ISD2BDPL	ISD2 Buffer Descriptor List Pointer- Lower Base Address	00000000h	R/W, RO
DCh-DFh	ISD2BDPU	ISD2 Buffer Description List Pointer- Upper Base Address	00000000h	R/W
E0h-E2h	ISD3CTL	Input Stream Descriptor 3 (ISD3) Control	040000h	R/W, RO
E3h	ISD3STS	ISD3 Status	00h	R/WC, RO
E4h-E7h	ISD3LPIB	ISD3 Link Position in Buffer	00000000h	RO
E8h-EBh	ISD3CBL	ISD3 Cyclic Buffer Length	00000000h	R/W
ECh-EDh	ISD3LVI	ISD3 Last Valid Index	0000h	R/W
EEh-EFh	ISD3FIFOW	ISD3 FIFO Watermark	0004h	R/W
F0h-F1h	ISD3FIFOS	ISD3 FIFO Size	0077h	RO
F2h-F3h	ISD3FMT	ISD3 Format	0000h	R/W
F8h-FBh	ISD3BDPL	ISD3 Buffer Descriptor List Pointer- Lower Base Address	00000000h	R/W, RO
FCh-FFh	ISD3BDPU	ISD3 Buffer Description List Pointer- Upper Base Address	00000000h	R/W
100h-102h	OSD0CTL	Output Stream Descriptor 0 (OSD0) Control	040000h	R/W, RO
103h	OSD0STS	OSD0 Status	00h	R/WC, RO
104h-107h	OSD0LPIB	OSD0 Link Position in Buffer	00000000h	RO
108h-10Bh	OSD0CBL	OSD0 Cyclic Buffer Length	00000000h	R/W
10Ch-10Dh	OSD0LVI	OSD0 Last Valid Index	0000h	R/W
10Eh-10Fh	OSD0FIFOW	OSD0 FIFO Watermark	0004h	R/W
110h-111h	OSD0FIFOS	OSD0 FIFO Size	00BFh	R/W
112-113h	OSD0FMT	OSD0 Format	0000h	R/W
118h-11Bh	OSD0BDPL	OSD0 Buffer Descriptor List Pointer- Lower Base Address	00000000h	R/W, RO
11Ch-11Fh	OSD0BDPU	OSD0 Buffer Description List Pointer- Upper Base Address	00000000h	R/W
120h-122h	OSD1CTL	Output Stream Descriptor 1 (OSD1) Control	040000h	R/W, RO
123h	OSD1STS	OSD1 Status	00h	R/WC, RO
				-



Table 17-2. Intel<sup>®</sup> High Definition Audio PCI Register Address Map (Intel<sup>®</sup> High Definition Audio D27:F0) (Sheet 4 of 4)

HDBAR + Offset Mnemonic		Register Name	Default	Access
124h-127h	OSD1LPIB	OSD1 Link Position in Buffer	00000000h	RO
128h-12Bh	OSD1CBL	OSD1 Cyclic Buffer Length	0000000h	R/W
12Ch-12Dh	OSD1LVI	OSD1 Last Valid Index	0000h	R/W
12Eh-12Fh	OSD1FIFOW	OSD1 FIFO Watermark	0004h	R/W
130h-131h	OSD1FIFOS	OSD1 FIFO Size	00BFh	R/W
132h-133h	OSD1FMT	OSD1 Format	0000h	R/W
138h-13Bh	OSD1BDPL	OSD1 Buffer Descriptor List Pointer- Lower Base Address	00000000h	R/W, RO
13Ch-13Fh	OSD1BDPU	OSD1 Buffer Description List Pointer- Upper Base Address	00000000h	R/W
140h-142h	OSD2CTL	Output Stream Descriptor 2 (OSD2) Control	040000h	R/W, RO
143h	OSD2STS	OSD2 Status	00h	R/WC, RO
144h-147h	OSD2LPIB	OSD2 Link Position in Buffer	00000000h	RO
148h-14Bh	OSD2CBL	OSD2 Cyclic Buffer Length	00000000h	R/W
14Ch-14Dh	OSD2LVI	OSD2 Last Valid Index	0000h	R/W
14Eh-14Fh	OSD2FIFOW	OSD2 FIFO Watermark	0004h	R/W
150h-151h	OSD2FIFOS	OSD2 FIFO Size	00BFh	R/W
152h-153h	OSD2FMT	OSD2 Format	0000h	R/W
158h-15Bh	OSD2BDPL	OSD2 Buffer Descriptor List Pointer- Lower Base Address	00000000h	R/W, RO
15Ch-15Fh	OSD2BDPU	OSD2 Buffer Description List Pointer- Upper Base Address	00000000h	R/W
160h-162h	OSD3CTL	Output Stream Descriptor 3 (OSD3) Control	040000h	R/W, RO
163h	OSD3STS	OSD3 Status	00h	R/WC, RO
164h-167h	OSD3LPIB	OSD3 Link Position in Buffer	00000000h	RO
168h-16Bh	OSD3CBL	OSD3 Cyclic Buffer Length	00000000h	R/W
16Ch-16Dh	OSD3LVI	OSD3 Last Valid Index	0000h	R/W
16Eh-16Fh	OSD3FIFOW	OSD3 FIFO Watermark	0004h	R/W
170h-171h	OSD3FIFOS	OSD3 FIFO Size	00BFh	R/W
172h-173h	OSD3FMT	OSD3 Format	0000h	R/W
178h-17Bh	OSD3BDPL	OSD3 Buffer Descriptor List Pointer- Lower Base Address	00000000h	R/W, RO
17Ch-17Fh	OSD3BDPU	OSD3 Buffer Description List Pointer- Upper Base Address	00000000h	R/W



#### 17.2.1 GCAP—Global Capabilities Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 00h Attribute: RO Default Value: 4401h Size: 16 bits

Bit	Description
15:12	<b>Number of Output Stream Supported</b> —RO. Hardwired to 0100b indicating that the PCH's Intel <sup>®</sup> High Definition Audio controller supports 4 output streams.
11:8	<b>Number of Input Stream Supported</b> —RO. Hardwired to 0100b indicating that the PCH's Intel <sup>®</sup> High Definition Audio controller supports 4 input streams.
7:3	<b>Number of Bidirectional Stream Supported</b> —RO. Hardwired to 0 indicating that the PCH's Intel <sup>®</sup> High Definition Audio controller supports 0 bidirectional stream.
2	Reserved.
1	<b>Number of Serial Data Out Signals</b> —RO. Hardwired to 0 indicating that the PCH's Intel <sup>®</sup> High Definition Audio controller supports 1 serial data output signal.
0	<b>64-bit Address Supported</b> —RO. Hardwired to 1b indicating that the PCH's Intel <sup>®</sup> High Definition Audio controller supports 64-bit addressing for BDL addresses, data buffer addresses, and command buffer addresses.

# 17.2.2 VMIN—Minor Version Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 02h Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Minor Version</b> —RO. Hardwired to 0 indicating that the PCH supports minor revision number 00h of the Intel <sup>®</sup> High Definition Audio specification.

# 17.2.3 VMAJ—Major Version Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 03h Attribute: RO Default Value: 01h Size: 8 bits

Bit	it	Description
7:0	0	<b>Major Version</b> —RO. Hardwired to 01h indicating that the PCH supports major revision number 1 of the Intel <sup>®</sup> High Definition Audio specification.



# 17.2.4 OUTPAY—Output Payload Capability Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 04h Attribute: RO Default Value: 003Ch Size: 16 bits

Bit	Description
15:7	Reserved.
6:0	Output Payload Capability—RO. Hardwired to 3Ch indicating 60 word payload.  This field indicates the total output payload available on the link. This does not include bandwidth used for command and control. This measurement is in 16-bit word quantities per 48 MHz frame. The default link clock of 24.000 MHz (the data is double pumped) provides 1000 bits per frame, or 62.5 words in total. 40 bits are used for command and control, leaving 60 words available for data payload.  00h = 0 word 01h = 1 word payload.  FFh = 256 word payload.

# 17.2.5 INPAY—Input Payload Capability Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 06h Attribute: RO Default Value: 001Dh Size: 16 bits

Bit	Description
15:7	Reserved.
6:0	Input Payload Capability—RO. Hardwired to 1Dh indicating 29 word payload.  This field indicates the total output payload available on the link. This does not include bandwidth used for response. This measurement is in 16-bit word quantities per 48 MHz frame. The default link clock of 24.000 MHz provides 500 bits per frame, or 31.25 words in total. 36 bits are used for response, leaving 29 words available for data payload.  00h = 0 word  01h = 1 word payload.  FFh = 256 word payload.



# 17.2.6 GCTL—Global Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 08h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description		
31:9	Reserved.		
8	Accept Unsolicited Response Enable—R/W.  0 = Unsolicited responses from the codecs are not accepted.  1 = Unsolicited response from the codecs are accepted by the controller and placed into the Response Input Ring Buffer.		
7:2	Reserved.		
1	Flush Control—R/W. Writing a 1 to this bit initiates a flush. When the flush completion is received by the controller, hardware sets the Flush Status bit and clears this Flush Control bit. Before a flush cycle is initiated, the DMA Position Buffer must be programmed with a valid memory address by software, but the DMA Position Buffer bit 0 needs not be set to enable the position reporting mechanism. Also, all streams must be stopped (the associated RUN bit must be 0).  When the flush is initiated, the controller will flush the pipelines to memory to ensure that the hardware is ready to transition to a D3 state. Setting this bit is not a critical step in the power state transition if the content of the FIFOs is not critical.		
0	Controller Reset #—R/W.  0 = Writing a 0 causes the Intel® High Definition Audio controller to be reset. All state machines, FIFOs, and non-resume well memory mapped configuration registers (not PCI configuration registers) in the controller will be reset. The Intel® High Definition Audio link RESET# signal will be asserted, and all other link signals will be driven to their default values. After the hardware has completed sequencing into the reset state, it will report a 0 in this bit. Software must read a 0 from this bit to verify the controller is in reset.  1 = Writing a 1 causes the controller to exit its reset state and de-assert the Intel® High Definition Audio link RESET# signal. Software is responsible for setting/ clearing this bit such that the minimum Intel® High Definition Audio link RESET# signal assertion pulse width specification is met. When the controller hardware is ready to begin operation, it will report a 1 in this bit. Software must read a 1 from this bit before accessing any controller registers. This bit defaults to a 0 after Hardware reset, therefore, software needs to write a 1 to this bit to begin operation.  NOTES:  1. The CORB/RIRB RUN bits and all stream RUN bits must be verified cleared to 0 before writing a 0 to this bit to assure a clean re-start.  2. When setting or clearing this bit, software must ensure that minimum link timing requirements (minimum RESET# assertion time, etc.) are met.  3. When this bit is 0 indicating that the controller is in reset, writes to all Intel High Definition Audio memory mapped registers are ignored as if the device is not present. The only exception is this register itself. The Global Control register is write-able as a DWord, Word, or Byte even when CRST# (this bit) is 0 if the byte enable 0 is not active, writes to the Global Control register will be ignored when CRST# is 0. When CRST# is 0, reads to Intel High Definition Audio memory mapped registers will return their default value except for registers that are not		



#### 17.2.7 WAKEEN—Wake Enable Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 0Ch Attribute: R/W Default Value: 0000h Size: 16 bits

Function Level Reset: No

Bit	Description
15:4	Reserved.
3:0	SDIN Wake Enable Flags—R/W. These bits control which SDI signal(s) may generate a wake event. A 1b in the bit mask indicates that the associated SDIN signal is enabled to generate a wake.  Bit 0 is used for SDI[0]  Bit 1 is used for SDI[1]  Bit 2 is used for SDI[2]  Bit 3 is used for SDI[3]  NOTE: These bits are in the resume well and only cleared on a power on reset.
	Software must not make assumptions about the reset state of these bits and must set them appropriately.

# 17.2.8 STATESTS—State Change Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 0Eh Attribute: R/WC Default Value: 0000h Size: 16 bits

Function Level Reset: No

Bit	Description
15:4	Reserved.
3:0	SDIN State Change Status Flags—R/WC. Flag bits that indicate which SDI signal(s) received a state change event. The bits are cleared by writing 1s to them.  Bit 0 = SDI[0]  Bit 1 = SDI[1]  Bit 2 = SDI[2]  Bit 3 = SDI[3]  These bits are in the resume well and only cleared on a power on reset. Software must not make assumptions about the reset state of these bits and must set them appropriately.



# 17.2.9 GSTS—Global Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 10h Attribute: R/WC Default Value: 0000h Size: 16 bits

Bit	Description
15:2	Reserved.
1	Flush Status—R/WC. This bit is set to 1 by hardware to indicate that the flush cycle initiated when the Flush Control bit (HDBAR + 08h, bit 1) was set has completed. Software must write a 1 to clear this bit before the next time the Flush Control bit is set to clear the bit.
0	Reserved.

# 17.2.10 OUTSTRMPAY—Output Stream Payload Capability (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 18h Attribute: RO Default Value: 0030h Size: 16 bits

Bit	Description
15:8	Reserved
7:0	Output Stream Payload Capability (OUTSTRMPAY)— RO: Indicates maximum number of words per frame for any single output stream. This measurement is in 16 bit word quantities per 48 kHz frame. 48 Words (96B) is the maximum supported, therefore a value of 30h is reported in this register. Software must ensure that a format which would cause more words per frame than indicated is not programmed into the Output Stream Descriptor register.  00h = 0 words 01h = 1 word payload  FFh = 255h word payload



### 17.2.11 INSTRMPAY—Input Stream Payload Capability (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 1Ah Attribute: RO Default Value: 0018h Size: 16 bits

Bit	Description
15:8	Reserved
7:0	Input Stream Payload Capability (INSTRMPAY) — RO. Indicates maximum number of words per frame for any single input stream. This measurement is in 16 bit word quantities per 48 kHz frame. 24 Words (48B) is the maximum supported, therefore a value of 18h is reported in this register. Software must ensure that a format which would cause more words per frame than indicated is not programmed into the Input Stream Descriptor register.  00h = 0 words 01h = 1 word payload  FFh = 255h word payload

# 17.2.12 INTCTL—Interrupt Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 20h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31	Global Interrupt Enable (GIE)—R/W. Global bit to enable device interrupt generation.  1 = When set to 1, the Intel High Definition Audio function is enabled to generate an interrupt. This control is in addition to any bits in the bus specific address space, such as the Interrupt Enable bit in the PCI configuration space.  NOTE: This bit is not affected by the D3 <sub>HOT</sub> to D0 transition.
30	Controller Interrupt Enable (CIE)—R/W. Enables the general interrupt for controller functions.  1 = When set to 1, the controller generates an interrupt when the corresponding status bit gets set due to a Response Interrupt, a Response Buffer Overrun, and State Change events.  NOTE: This bit is not affected by the D3 <sub>HOT</sub> to D0 transition.
29:8	Reserved
7:0	Stream Interrupt Enable (SIE)—R/W. When set to 1, the individual streams are enabled to generate an interrupt when the corresponding status bits get set.  A stream interrupt will be caused as a result of a buffer with IOC = 1in the BDL entry being completed, or as a result of a FIFO error (underrun or overrun) occurring. Control over the generation of each of these sources is in the associated Stream Descriptor.  The streams are numbered and the SIE bits assigned sequentially, based on their order in the register set.  Bit 0 = input stream 1  Bit 1 = input stream 2  Bit 2 = input stream 3  Bit 3 = input stream 4  Bit 4 = output stream 1  Bit 5 = output stream 2  Bit 6 = output stream 3  Bit 7 = output stream 4



## 17.2.13 INTSTS—Interrupt Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 24h Attribute: RO Default Value: 0000000h Size: 32 bits

Bit	Description
31	Global Interrupt Status (GIS)—RO. This bit is an OR of all the interrupt status bits in this register.  NOTE: This bit is not affected by the D3 <sub>HOT</sub> to D0 transition.
30	Controller Interrupt Status (CIS)—RO. Status of general controller interrupt.  1 = Interrupt condition occurred due to a Response Interrupt, a Response Buffer Overrun Interrupt, or a SDIN State Change event. The exact cause can be determined by interrogating other registers. This bit is an OR of all of the stated interrupt status bits for this register.  NOTES:  1. This bit is set regardless of the state of the corresponding interrupt enable bit, but a hardware interrupt will not be generated unless the corresponding enable bit is set.  2. This bit is not affected by the D3 <sub>HOT</sub> to D0 transition.
29:8	Reserved
7:0	Stream Interrupt Status (SIS)—RO.  1 = Interrupt condition occurred on the corresponding stream. This bit is an OR of all of the stream's interrupt status bits.  NOTE: These bits are set regardless of the state of the corresponding interrupt enable bits.  The streams are numbered and the SIE bits assigned sequentially, based on their order in the register set.  Bit 0 = input stream 1  Bit 1 = input stream 2  Bit 2 = input stream 3  Bit 3 = input stream 4  Bit 4 = output stream 1  Bit 5 = output stream 2  Bit 6 = output stream 3  Bit 7 = output stream 4

# 17.2.14 WALCLK—Wall Clock Counter Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 30h Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	Wall Clock Counter—RO. A 32-bit counter that is incremented on each link Bit Clock period and rolls over from FFFF FFFFh to 0000 0000h. This counter will roll over to 0 with a period of approximately 179 seconds.  This counter is enabled while the Bit Clock bit is set to 1. Software uses this counter to synchronize between multiple controllers. Will be reset on controller reset.



### 17.2.15 SSYNC—Stream Synchronization Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 38h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description	]
31:8	Reserved	1
	<b>Stream Synchronization (SSYNC)</b> —R/W. When set to 1, these bits block data from being sent on or received from the link. Each bit controls the associated stream descriptor (that is, bit 0 corresponds to the first stream descriptor, etc.)	
	To synchronously start a set of DMA engines, these bits are first set to 1. The RUN bits for the associated stream descriptors are then set to 1 to start the DMA engines. When all streams are ready (FIFORDY $=1$ ), the associated SSYNC bits can all be set to 0 at the same time, and transmission or reception of bits to or from the link will begin together at the start of the next full link frame.	
7:0	To synchronously stop the streams, fist these bits are set, and then the individual RUN bits in the stream descriptor are cleared by software.	
	If synchronization is not desired, these bits may be left as 0, and the stream will simply begin running normally when the stream's RUN bit is set.	
	The streams are numbered and the SIE bits assigned sequentially, based on their order in the register set.	
	Bit 0 = input stream 1	
	Bit 1 = input stream 2	
	Bit 2 = input stream 3	
	Bit 3 = input stream 4	
	Bit 4 = output stream 1	

# 17.2.16 CORBLBASE—CORB Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 40h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:7	CORB Lower Base Address—R/W. Lower address of the Command Output Ring Buffer, allowing the CORB base address to be assigned on any 128-B boundary. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.
6:0	CORB Lower Base Unimplemented Bits—RO. Hardwired to 0. This required the CORB to be allocated with 128B granularity to allow for cache line fetch optimizations.



### 17.2.17 CORBUBASE—CORB Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 44h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	CORB Upper Base Address—R/W. Upper 32 bits of the address of the Command Output Ring buffer. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.

# 17.2.18 CORBWP—CORB Write Pointer Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 48h Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:8	Reserved.
7:0	<b>CORB Write Pointer</b> —R/W. Software writes the last valid CORB entry offset into this field in DWord granularity. The DMA engine fetches commands from the CORB until the Read pointer matches the Write pointer. Supports 256 CORB entries (256x4B = 1KB). This register field may be written when the DMA engine is running.

# 17.2.19 CORBRP—CORB Read Pointer Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 4Ah Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15	CORB Read Pointer Reset—R/W. Software writes a 1 to this bit to reset the CORB Read Pointer to 0 and clear any residual prefetched commands in the CORB hardware buffer within the Intel High Definition Audio controller. The hardware will physically update this bit to 1 when the CORB Pointer reset is complete. Software must read a 1 to verify that the reset completed correctly. Software must clear this bit back to 0 and read back the 0 to verify that the clear completed correctly. The CORB DMA engine must be stopped prior to resetting the Read Pointer or else DMA transfer may be corrupted.
14:8	Reserved.
7:0	CORB Read Pointer (CORBRP)— RO. Software reads this field to determine how many commands it can write to the CORB without over-running. The value read indicates the CORB Read Pointer offset in DWord granularity. The offset entry read from this field has been successfully fetched by the DMA controller and may be over-written by software. Supports 256 CORB entries (256 x 4B=1KB). This field may be read while the DMA engine is running.



## 17.2.20 CORBCTL—CORB Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 4Ch Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:2	Reserved.
1	Enable CORB DMA Engine—R/W.
	0 = DMA stop
	1 = DMA run
	After software writes a 0 to this bit, the hardware may not stop immediately. The hardware will physically update the bit to 0 when the DMA engine is truly stopped. Software must read a 0 from this bit to verify that the DMA engine is truly stopped.
	CORB Memory Error Interrupt Enable—R/W.
0	If this bit is set, the controller will generate an interrupt if the CMEI status bit (HDBAR + 4Dh: bit 0) is set.

# 17.2.21 CORBST—CORB Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 4Dh Attribute: R/WC Default Value: 00h Size: 8 bits

Bit	Description
7:1	Reserved.
0	CORB Memory Error Indication (CMEI)—R/WC.  1 = Controller detected an error in the path way between the controller and memory.  This may be an ECC bit error or any other type of detectable data error which renders the command data fetched invalid.
	Software can clear this bit by writing a 1 to it. However, this type of error leaves the audio subsystem in an un-viable state and typically requires a controller reset by writing a 0 to the Controller Reset # bit (HDBAR + 08h: bit 0).

### 17.2.22 CORBSIZE—CORB Size Register Intel<sup>®</sup> High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 4Eh Attribute: RO Default Value: 42h Size: 8 bits

Bit	Description
7:4	CORB Size Capability—RO. Hardwired to 0100b indicating that the PCH only supports a CORB size of 256 CORB entries (1024B)
3:2	Reserved.
1:0	CORB Size—RO. Hardwired to 10b which sets the CORB size to 256 entries (1024B)



### 17.2.23 RIRBLBASE—RIRB Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 50h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:7	CORB Lower Base Address—R/W. Lower address of the Response Input Ring Buffer, allowing the RIRB base address to be assigned on any 128-B boundary. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.
6:0	RIRB Lower Base Unimplemented Bits—RO. Hardwired to 0. This required the RIRB to be allocated with 128-B granularity to allow for cache line fetch optimizations.

### 17.2.24 RIRBUBASE—RIRB Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 54h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>RIRB Upper Base Address</b> —R/W. Upper 32 bits of the address of the Response Input Ring Buffer. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.

## 17.2.25 RIRBWP—RIRB Write Pointer Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 58h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15	RIRB Write Pointer Reset—R/W. Software writes a 1 to this bit to reset the RIRB Write Pointer to 0. The RIRB DMA engine must be stopped prior to resetting the Write Pointer or else DMA transfer may be corrupted. This bit is always read as 0.
14:8	Reserved.
7:0	RIRB Write Pointer (RIRBWP)—RO. Indicates the last valid RIRB entry written by the DMA controller. Software reads this field to determine how many responses it can read from the RIRB. The value read indicates the RIRB Write Pointer offset in 2 DWord RIRB entry units (since each RIRB entry is 2 DWords long). Supports up to 256 RIRB entries (256 x 8 B = 2 KB). This register field may be written when the DMA engine is running.



# 17.2.26 RINTCNT—Response Interrupt Count Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 5Ah Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:8	Reserved.
	N Response Interrupt Count—R/W.  0000 0001b = 1 response sent to RIRB
7:0	1111 1111b = 255 responses sent to RIRB  0000 0000b = 256 responses sent to RIRB  The DMA engine should be stopped when changing this field or else an interrupt may be lost.
	Note that each response occupies 2 DWords in the RIRB.  This is compared to the total number of responses that have been returned, as opposed to the number of frames in which there were responses. If more than one codecs responds in one frame, then the count is increased by the number of responses received in the frame.

## 17.2.27 RIRBCTL—RIRB Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 5Ch Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:3	Reserved.
2	<b>Response Overrun Interrupt Control</b> —R/W. If this bit is set, the hardware will generate an interrupt when the Response Overrun Interrupt Status bit (HDBAR + 5Dh: bit 2) is set.
	Enable RIRB DMA Engine—R/W.
1	0 = DMA stop 1 = DMA run
	After software writes a 0 to this bit, the hardware may not stop immediately. The hardware will physically update the bit to 0 when the DMA engine is truly stopped. Software must read a 0 from this bit to verify that the DMA engine is truly stopped.
	Response Interrupt Control—R/W.
0	<ul> <li>0 = Disable Interrupt</li> <li>1 = Generate an interrupt after N number of responses are sent to the RIRB buffer OR when an empty Response slot is encountered on all SDI[x] inputs (whichever occurs first). The N counter is reset when the interrupt is generated.</li> </ul>



### 17.2.28 RIRBSTS—RIRB Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 5Dh Attribute: R/WC Default Value: 00h Size: 8 bits

Bit	Description
7:3	Reserved.
2	Response Overrun Interrupt Status—R/WC.  1 = Software sets this bit to 1 when the RIRB DMA engine is not able to write the incoming responses to memory before additional incoming responses overrun the internal FIFO. When the overrun occurs, the hardware will drop the responses which overrun the buffer. An interrupt may be generated if the Response Overrun Interrupt Control bit is set. Note that this status bit is set even if an interrupt is not enabled for this event.  Software clears this bit by writing a 1 to it.
1	Reserved.
0	Response Interrupt—R/WC.  1 = Hardware sets this bit to 1 when an interrupt has been generated after N number of Responses are sent to the RIRB buffer OR when an empty Response slot is encountered on all SDI[x] inputs (whichever occurs first). Note that this status bit is set even if an interrupt is not enabled for this event.  Software clears this bit by writing a 1 to it.

# 17.2.29 RIRBSIZE—RIRB Size Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 5Eh Attribute: RO Default Value: 42h Size: 8 bits

Bit	Description
7:4	RIRB Size Capability—RO. Hardwired to 0100b indicating that the PCH only supports a RIRB size of 256 RIRB entries (2048B)
3:2	Reserved.
1:0	RIRB Size—RO. Hardwired to 10b which sets the CORB size to 256 entries (2048B)

### 17.2.30 IC—Immediate Command Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 60h Attribute: R/W Default Value: 00000000h Size: 32 bits

	Bit	Description
=	31:0	Immediate Command Write—R/W. The command to be sent to the codec using the Immediate Command mechanism is written to this register. The command stored in this register is sent out over the link during the next available frame after a 1 is written to the ICB bit (HDBAR + 68h: bit 0)



## 17.2.31 IR—Immediate Response Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 64h Attribute: RO Default Value: 0000000h Size: 32 bits

Bit	Description
31:0	Immediate Response Read (IRR)—RO. This register contains the response received from a codec resulting from a command sent using the Immediate Command mechanism.  If multiple codecs responded in the same time, there is no assurance as to which response will be latched. Therefore, broadcast-type commands must not be issued using the Immediate Command mechanism.

# 17.2.32 IRS—Immediate Command Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 68h Attribute: R/W, R/WC Default Value: 0000h Size: 16 bits

Bit	Description
15:2	Reserved.
1	Immediate Result Valid (IRV)—R/WC.  1 = Set to 1 by hardware when a new response is latched into the Immediate Response register (HDBAR + 64). This is a status flag indicating that software may read the response from the Immediate Response register.  Software must clear this bit by writing a 1 to it before issuing a new command so that the software may determine when a new response has arrived.
0	Immediate Command Busy (ICB)—R/W. When this bit is read as 0, it indicates that a new command may be issued using the Immediate Command mechanism. When this bit transitions from a 0 to a 1 (using software writing a 1), the controller issues the command currently stored in the Immediate Command register to the codec over the link. When the corresponding response is latched into the Immediate Response register, the controller hardware sets the IRV flag and clears the ICB bit back to 0.  NOTE: An Immediate Command must not be issued while the CORB/RIRB mechanism is operating, otherwise the responses conflict. This must be enforced by software.



# 17.2.33 DPLBASE—DMA Position Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 70h Default Value: 00000000h Attribute: R/W, RO Size: 32 bits

Bit	Description
31:7	<b>DMA Position Lower Base Address—</b> R/W. Lower 32 bits of the DMA Position Buffer Base Address. This register field must not be written when any DMA engine is running or the DMA transfer may be corrupted. This same address is used by the Flush Control and must be programmed with a valid value before the Flush Control bit (HDBAR+08h:bit 1) is set.
6:1	DMA Position Lower Base Unimplemented bits—RO. Hardwired to 0 to force the 128-byte buffer alignment for cache line write optimizations.
0	DMA Position Buffer Enable—R/W.  1 = Controller will write the DMA positions of each of the DMA engines to the buffer in the main memory periodically (typically once per frame). Software can use this value to know what data in memory is valid data.

# 17.2.34 DPUBASE—DMA Position Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 74h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>DMA Position Upper Base Address</b> —R/W. Upper 32 bits of the DMA Position Buffer Base Address. This register field must not be written when any DMA engine is running or the DMA transfer may be corrupted.



## 17.2.35 SDCTL—Stream Descriptor Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:Input Stream[0]: HDBAR + 80h Attribute: R/W, RO

Input Stream[1]: HDBAR + A0h
Input Stream[2]: HDBAR + C0h
Input Stream[3]: HDBAR + E0h
Output Stream[0]: HDBAR + 100h
Output Stream[1]: HDBAR + 120h
Output Stream[2]: HDBAR + 140h
Output Stream[3]: HDBAR + 160h

Default Value: 040000h Size: 24 bits

Bit	Description			
	<b>Stream Number</b> —R/W. This value reflect the Tag associated with the data being transferred on the link.			
	When data controlled by this descriptor is sent out over the link, it will have its stream number encoded on the SYNC signal.			
	When an input stream is detected on any of the SDI signals that match this value, the data samples are loaded into FIFO associated with this descriptor.			
23:20	Note that while a single SDI input may contain data from more than one stream number, two different SDI inputs may not be configured with the same stream number.			
	0000 = Reserved			
	0001 = Stream 1			
	1111 = Stream 15			
19	Bidirectional Direction Control—RO. This bit is only meaningful for bidirectional streams; therefore, this bit is hardwired to 0.			
18	<b>Traffic Priority</b> —RO. Hardwired to 1 indicating that all streams will use VC1 if it is enabled through the PCI Express* registers.			
17:16	Stripe Control—RO. This bit is only meaningful for input streams; therefore, this bit is hardwired to 0.			
15:5	Reserved			
	Descriptor Error Interrupt Enable—R/W.			
4	0 = Disable			
	1 = An interrupt is generated when the Descriptor Error Status bit is set.			
	FIFO Error Interrupt Enable—R/W.			
3	This bit controls whether the occurrence of a FIFO error (overrun for input or underrun for output) will cause an interrupt or not. If this bit is not set, bit 3in the Status register will be set, but the interrupt will not occur. Either way, the samples will be dropped.			
	Interrupt on Completion Enable—R/W.			
2	This bit controls whether or not an interrupt occurs when a buffer completes with the IOC bit set in its descriptor. If this bit is not set, bit 2 in the Status register will be set, but the interrupt will not occur.			



Bit	Description			
1	Stream Run (RUN)—R/W.  0 = DMA engine associated with this input stream will be disabled. The hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.  1 = DMA engine associated with this input stream will be enabled to transfer data from the FIFO to the main memory. The SSYNC bit must also be cleared for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.			
0	Stream Reset (SRST)—R/W.  0 = Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers.  1 = Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFOs for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset. The RUN bit must be cleared before SRST is asserted.			



## 17.2.36 SDSTS—Stream Descriptor Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:Input Stream[0]: HDBAR + 83h Attribute: R/WC, RO

Input Stream[1]: HDBAR + A3h
Input Stream[2]: HDBAR + C3h
Input Stream[3]: HDBAR + E3h
Output Stream[0]: HDBAR + 103h
Output Stream[1]: HDBAR + 123h
Output Stream[2]: HDBAR + 143h
Output Stream[3]: HDBAR + 163h

Default Value: 00h Size: 8 bits

Bit	Description			
7:6	Reserved.			
5	FIFO Ready (FIFORDY)—RO. For output streams, the controller hardware will set this bit to 1 while the output DMA FIFO contains enough data to maintain the stream on the link. This bit defaults to 0 on reset because the FIFO is cleared on a reset. For input streams, the controller hardware will set this bit to 1 when a valid descriptor is loaded and the engine is ready for the RUN bit to be set.			
4	Descriptor Error—R/WC.  1 = A serious error occurred during the fetch of a descriptor. This could be a result of a Master Abort, a parity or ECC error on the bus, or any other error which renders the current Buffer Descriptor or Buffer Descriptor list useless. This error is treated as a fatal stream error, as the stream cannot continue running. The RUN bit will be cleared and the stream will stopped.  Software may attempt to restart the stream engine after addressing the cause of the error and writing a 1 to this bit to clear it.			
3	FIFO Error—R/WC.  1 = FIFO error occurred. This bit is set even if an interrupt is not enabled. The bit is cleared by writing a 1 to it.  For an input stream, this indicates a FIFO overrun occurring while the RUN bit is set. When this happens, the FIFO pointers do not increment and the incoming data is not written into the FIFO, thereby being lost.  For an output stream, this indicates a FIFO underrun when there are still buffers to send. The hardware should not transmit anything on the link for the associated stream if there is not valid data to send.			
2	Buffer Completion Interrupt Status—R/WC.  This bit is set to 1 by the hardware after the last sample of a buffer has been processed, AND if the Interrupt on Completion bit is set in the command byte of the buffer descriptor. It remains active until software clears it by writing a 1 to it.			
1:0	Reserved.			



#### SDLPIB—Stream Descriptor Link Position in Buffer Register (Intel® High Definition Audio Controller—D27:F0) 17.2.37

Memory Address:Input Stream[0]: HDBAR + 84h Attribute: RO

Input Stream[1]: HDBAR + A4h Input Stream[2]: HDBAR + C4h Input Stream[3]: HDBAR + E4h Output Stream[0]: HDBAR + 104h Output Stream[1]: HDBAR + 124h Output Stream[2]: HDBAR + 144h Output Stream[3]: HDBAR + 164h

Default Value: 00000000h Size: 32 bits

Bit	Description			
31:0	<b>Link Position in Buffer</b> —RO. Indicates the number of bytes that have been received off the link. This register will count from 0 to the value in the Cyclic Buffer Length register and then wrap to 0.			

#### SDCBL—Stream Descriptor Cyclic Buffer Length Register (Intel® High Definition Audio Controller—D27:F0) 17.2.38

Attribute: R/W

Memory Address:Input Stream[0]: HDBAR + 88h Input Stream[1]: HDBAR + A8h Input Stream[2]: HDBAR + C8h Input Stream[3]: HDBAR + E8h Output Stream[0]: HDBAR + 108h Output Stream[1]: HDBAR + 128h Output Stream[2]: HDBAR + 148h Output Stream[3]: HDBAR + 168h

Default Value: 00000000h Size: 32 bits

Bit	Description
	<b>Cyclic Buffer Length—</b> R/W. Indicates the number of bytes in the complete cyclic buffer. This register represents an integer number of samples. Link Position in Buffer will be reset when it reaches this value.
31:0	Software may only write to this register after Global Reset, Controller Reset, or Stream Reset has occurred. This value should be only modified when the RUN bit is 0. Once the RUN bit has been set to enable the engine, software must not write to this register until after the next reset is asserted, or transfer may be corrupted.



### 17.2.39 SDLVI—Stream Descriptor Last Valid Index Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:Input Stream[0]: HDBAR + 8Ch Attribute: R/W

Input Stream[1]: HDBAR + ACh
Input Stream[2]: HDBAR + CCh
Input Stream[3]: HDBAR + ECh
Output Stream[0]: HDBAR + 10Ch
Output Stream[1]: HDBAR + 12Ch
Output Stream[2]: HDBAR + 14Ch
Output Stream[3]: HDBAR + 16Ch

Default Value: 0000h Size: 16 bits

Bit	Description	
15:8	Reserved.	
7:0	Last Valid Index—R/W. The value written to this register indicates the index for the last valid Buffer Descriptor in BDL. After the controller has processed this descriptor, it will wrap back to the first descriptor in the list and continue processing.  This field must be at least 1; that is, there must be at least 2 valid entries in the buffer descriptor list before DMA operations can begin.  This value should only modified when the RUN bit is 0.	

### 17.2.40 SDFIFOW—Stream Descriptor FIFO Watermark Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:Input Stream[0]: HDBAR + 8Eh Attribute: R/W

Input Stream[1]: HDBAR + AEh Input Stream[2]: HDBAR + CEh Input Stream[3]: HDBAR + EEh Output Stream[0]: HDBAR + 10Eh Output Stream[1]: HDBAR + 12Eh Output Stream[2]: HDBAR + 14Eh Output Stream[3]: HDBAR + 16Eh

Default Value: 0004h Size: 16 bits

Bit	Description			
15:3	Reserved.			
2:0	FIFO Watermark (FIFOW)—R/W. Indicates the minimum number of bytes accumulated/free in the FIFO before the controller will start a fetch/eviction of data.  010 = 8B 011 = 16B 100 = 32B (Default) 101 = 64B Others = Unsupported  NOTE: When the bit field is programmed to an unsupported size, the hardware sets itself to the default value.  Software must read the bit field to test if the value is supported after setting the bit field.			



## 17.2.41 SDFIFOS—Stream Descriptor FIFO Size Register (Intel® High Definition Audio Controller—D27:F0)

Input Stream[]: HDBAR + D0h
Input Stream[3]: HDBAR + F0h
Output Stream[0]: HDBAR + 110h
Output Stream[1]: HDBAR + 130h
Output Stream[2]: HDBAR + 150h
Output Stream[3]: HDBAR + 170h

Default Value: Input Stream: 0077h Size: 16 bits

Output Stream: See Description.

	T	5			
Bit	Description				
15:10	Reserved.				
	FIFO Size—RO (Input stream), R/W (Output stream). Indicates the maximum number of bytes that could be fetched by the controller at one time. This is the maximum number of bytes that may have been DMA'd into memory but not yet transmitted on the link, and is also the maximum possible value that the PICB count will increase by at one time.  The value in this field is different for input and output streams. It is also dependent on the Bits per Samples setting for the corresponding stream. Following are the values				
	read/written from/to and padded bit forma	this register for input and output streams, and for non-padded ats:			
	Output Stream R/W	value:			
	Value	Output Streams			
	0Fh = 16B	8, 16, 20, 24, or 32 bit Output Streams			
	1Fh = 32B	8, 16, 20, 24, or 32 bit Output Streams			
	3Fh = 64B	8, 16, 20, 24, or 32 bit Output Streams			
	7Fh = 128B	8, 16, 20, 24, or 32 bit Output Streams			
	BFh = 192B 8, 16, or 32 bit Output Streams (Default)				
9:0	FFh = 256B	20 or 24 bit Output Streams (Default)			
	17Fh = 384B	8, 16, or 32 bit Output Streams			
	1FFh = 512B	20 or 24 bit Output Streams			
sets itself to the default value (BFh).		put stream is programmed to an unsupported size, the hardware			
	77h = 120B 8, 16, 32 bit Input Streams				
9Fh = 160B 20, 24 bit Input Streams					
	<b>NOTE</b> : The default value is different for input and output streams, and reflects default state of the BITS fields (in Stream Descriptor Format registers) corresponding stream.				



## 17.2.42 SDFMT—Stream Descriptor Format Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:Input Stream[0]: HDBAR + 92h Attribute: R/W

Input Stream[1]: HDBAR + B2h Input Stream[2]: HDBAR + D2h Input Stream[3]: HDBAR + F2h Output Stream[0]: HDBAR + 112h Output Stream[1]: HDBAR + 132h Output Stream[2]: HDBAR + 152h Output Stream[3]: HDBAR + 172h

Default Value: 0000h Size: 16 bits

Bit	Description					
15	Reserved.					
14	Sample Base Rate—R/W $0 = 48 \text{ kHz}$ $1 = 44.1 \text{ kHz}$					
13:11	Sample Base Rate Multiple—R/W  000 = 48 kHz, 44.1 kHz or less  001 = x2 (96 kHz, 88.2 kHz, 32 kHz)  010 = x3 (144 kHz)  011 = x4 (192 kHz, 176.4 kHz)  Others = Reserved.					
10:8	Sample Base Rate Devisor—R/W.  000 = Divide by 1(48 kHz, 44.1 kHz)  001 = Divide by 2 (24 kHz, 22.05 kHz)  010 = Divide by 3 (16 kHz, 32 kHz)  011 = Divide by 4 (11.025 kHz)  100 = Divide by 5 (9.6 kHz)  101 = Divide by 6 (8 kHz)  110 = Divide by 7  111 = Divide by 8 (6 kHz)					
7	Reserved.					
6:4	Bits per Sample (BITS)—R/W.  000 = 8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries  001 = 16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries  010 = 20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries  011 = 24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries  100 = 32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries  Others = Reserved.					
3:0	Number of Channels (CHAN)—R/W. Indicates number of channels in each frame of the stream. $0000 = 1 \\ 0001 = 2 \\ \dots \\ 1111 = 16$					



# 17.2.43 SDBDPL—Stream Descriptor Buffer Descriptor List Pointer Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:Input Stream[0]: HDBAR + 98h Attribute: R/W,RO

Input Stream[1]: HDBAR + B8h
Input Stream[2]: HDBAR + D8h
Input Stream[3]: HDBAR + F8h
Output Stream[0]: HDBAR + 118h
Output Stream[1]: HDBAR + 138h
Output Stream[2]: HDBAR + 158h
Output Stream[3]: HDBAR + 178h

Default Value: 00000000h Size: 32 bits

Bit	Description	
31:7	<b>Buffer Descriptor List Pointer Lower Base Address—</b> R/W. Lower address of the Buffer Descriptor List. This value should only be modified when the RUN bit is 0, or DMA transfer may be corrupted.	
6:0	Hardwired to 0 forcing alignment on 128-B boundaries.	

# 17.2.44 SDBDPU—Stream Descriptor Buffer Descriptor List Pointer Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:Input Stream[0]: HDBAR + 9Ch Attribute: R/W

Input Stream[1]: HDBAR + BCh
Input Stream[2]: HDBAR + DCh
Input Stream[3]: HDBAR + FCh
Output Stream[0]: HDBAR + 11Ch
Output Stream[1]: HDBAR + 13Ch
Output Stream[2]: HDBAR + 15Ch
Output Stream[3]: HDBAR + 17Ch

Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Buffer Descriptor List Pointer Upper Base Address—</b> R/W. Upper 32-bit address of the Buffer Descriptor List. This value should only be modified when the RUN bit is 0, or DMA transfer may be corrupted.

§ §



# 18 SMBus Controller Registers (D31:F3)

#### 18.1 PCI Configuration Registers (SMBus—D31:F3)

Table 18-1. SMBus Controller PCI Register Address Map (SMBus-D31:F3)

	ı	T	1	
Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0280h	RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	05h	RO
0Bh	BCC	Base Class Code	0Ch	RO
10h	SMBMBAR0	Memory Base Address Register 0 (Bit 31:0)	00000004h	R/W
14h	SMBMBAR1	Memory Based Address Register 1 (Bit 63:32)	00000000h	R/W
20h-23h	SMB_BASE	SMBus Base Address	00000001h	R/W, RO
2Ch-2Dh	SVID	Subsystem Vendor Identification	0000h	RO
2Eh-2Fh	SID	Subsystem Identification	0000h	R/WO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
40h	HOSTC	Host Configuration	00h	R/W

NOTE: Registers that are not shown should be treated as Reserved (See Section 9.2 for details).

#### 18.1.1 VID—Vendor Identification Register (SMBus—D31:F3)

Address: 00h-01h Attribute: RO Default Value: 8086h Size: 16 bits

Bit	Description
15:0	Vendor ID—RO. This is a 16-bit value assigned to Intel



#### 18.1.2 DID—Device Identification Register (SMBus—D31:F3)

Address: 02h-03h Attribute: RO
Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID</b> —RO. This is a 16-bit value assigned to the PCH SMBus controller. See the Intel <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.

#### 18.1.3 PCICMD—PCI Command Register (SMBus—D31:F3)

Address: 04h-05h Attributes: RO, R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	Interrupt Disable—R/W.  0 = Enable  1 = Disables SMBus to assert its PIRQB# signal.
9	Fast Back to Back Enable (FBE)—RO. Hardwired to 0.
8	SERR# Enable (SERR_EN)—R/W.  0 = Enables SERR# generation.  1 = Disables SERR# generation.
7	Wait Cycle Control (WCC)—RO. Hardwired to 0.
6	Parity Error Response (PER)—R/W.  0 = Disable  1 = Sets Detected Parity Error bit (D31:F3:06, bit 15) when a parity error is detected.
5	VGA Palette Snoop (VPS)—RO. Hardwired to 0.
4	Postable Memory Write Enable (PMWE)—RO. Hardwired to 0.
3	Special Cycle Enable (SCE)—RO. Hardwired to 0.
2	Bus Master Enable (BME)—RO. Hardwired to 0.
1	Memory Space Enable (MSE)—R/W.  0 = Disables memory mapped config space.  1 = Enables memory mapped config space.
0	I/O Space Enable (IOSE)—R/W.  0 = Disable  1 = Enables access to the SMBus I/O space registers as defined by the Base Address Register.



#### 18.1.4 PCISTS—PCI Status Register (SMBus—D31:F3)

Address: 06h-07h Attributes: RO Default Value: 0280h Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to

the bit has no effect.

Bit	Description
15	Detected Parity Error (DPE)—R/WC.  0 = No parity error detected.  1 = Parity error detected.
14	Signaled System Error (SSE)—R/WC.  0 = No system error detected.  1 = System error detected.
13	Received Master Abort (RMA)—RO. Hardwired to 0.
12	Received Target Abort (RTA)—RO. Hardwired to 0.
11	Signaled Target Abort (STA)—RO. Hardwired to 0.
10:9	<b>DEVSEL# Timing Status</b> (DEVT)—RO. This 2-bit field defines the timing for DEVSEL# assertion for positive decode.  01 = Medium timing.
8	Data Parity Error Detected (DPED)—RO. Hardwired to 0.
7	Fast Back to Back Capable (FB2BC)—RO. Hardwired to 1.
6	User Definable Features (UDF)—RO. Hardwired to 0.
5	66 MHz Capable (66MHZ_CAP)—RO. Hardwired to 0.
4	Capabilities List (CAP_LIST)—RO. Hardwired to 0 because there are no capability list structures in this function
3	Interrupt Status (INTS)—RO. This bit indicates that an interrupt is pending. It is independent from the state of the Interrupt Enable bit in the PCI Command register.
2:0	Reserved

#### 18.1.5 RID—Revision Identification Register (SMBus—D31:F3)

Offset Address: 08h Attribute: RO Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register.



#### 18.1.6 PI—Programming Interface Register (SMBus—D31:F3)

Offset Address: 09h Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Reserved

#### 18.1.7 SCC—Sub Class Code Register (SMBus—D31:F3)

Address Offset: 0Ah Attributes: RO Default Value: 05h Size: 8 bits

Bit	Description
7:0	Sub Class Code (SCC)—RO. 05h = SMBus serial controller

#### 18.1.8 BCC—Base Class Code Register (SMBus—D31:F3)

Address Offset: 0Bh Attributes: RO Default Value: 0Ch Size: 8 bits

Bit	Description
7:0	Base Class Code (BCC)—RO.  OCh = Serial controller.

### 18.1.9 SMBMBAR0—D31\_F3\_SMBus Memory Base Address 0 (SMBus—D31:F3)

Address Offset: 10-13h Attributes: R/W, RO Default Value: 00000004h Size: 32 bits

Bit	Description
31:8	<b>Base Address—</b> R/W. Provides the 32 byte system memory base address for the PCH SMB logic.
7:4	Reserved
3	Prefetchable (PREF)—RO. Hardwired to 0. Indicates that SMBMBAR is not pre-fetchable.
2:1	Address Range (ADDRNG)—RO. Indicates that this SMBMBAR can be located anywhere in 64 bit address space. Hardwired to 10b.
0	<b>Memory Space Indicator</b> —RO. This read-only bit always is 0, indicating that the SMB logic is Memory mapped.



### 18.1.10 SMBMBAR1—D31\_F3\_SMBus Memory Base Address 1 (SMBus—D31:F3)

Address Offset: 14h-17h Attributes: R/W Default Value: 0000000h Size: 32 bits

Bit	Description
31:0	<b>Base Address</b> —R/W. Provides bits 63-32 system memory base address for the PCH SMB logic.

### 18.1.11 SMB\_BASE—SMBus Base Address Register (SMBus—D31:F3)

Address Offset: 20–23h Attribute: R/W, RO Default Value: 00000001h Size: 32-bits

Bit	Description
31:16	Reserved—RO
15:5	<b>Base Address</b> —R/W. This field provides the 32-byte system I/O base address for the PCH's SMB logic.
4:1	Reserved—RO
0	IO Space Indicator—RO. Hardwired to 1 indicating that the SMB logic is I/O mapped.

### 18.1.12 SVID—Subsystem Vendor Identification Register (SMBus—D31:F2/F4)

Address Offset:2Ch-2DhAttribute:RODefault Value:0000hSize:16 bitsLockable:NoPower Well:Core

Bit	Description
15:0	Subsystem Vendor ID (SVID)—RO. The SVID register, in combination with the Subsystem ID (SID) register, enables the operating system (OS) to distinguish subsystems from each other. The value returned by reads to this register is the same as that which was written by BIOS into the IDE SVID register.  NOTE: Software can write to this register only once per core well reset. Writes should be done as a single 16-bit cycle.



### 18.1.13 SID—Subsystem Identification Register (SMBus—D31:F2/F4)

Address Offset:2Eh-2FhAttribute:R/WODefault Value:0000hSize:16 bitsLockable:NoPower Well:Core

Bit	Description
15:0	Subsystem ID (SID)—R/WO. The SID register, in combination with the SVID register, enables the operating system (OS) to distinguish subsystems from each other. The value returned by reads to this register is the same as that which was written by BIOS into the IDE SID register.  NOTE: Software can write to this register only once per core well reset. Writes should be done as a single 16-bit cycle.

#### 18.1.14 INT\_LN—Interrupt Line Register (SMBus—D31:F3)

Address Offset: 3Ch Attributes: R/W Default Value: 00h Size: 8 bits

Bi	t	Description
7:0		Interrupt Line (INT_LN)—R/W. This data is not used by the PCH. It is to communicate to software the interrupt line that the interrupt pin is connected to PIRQB#.

#### 18.1.15 INT\_PN—Interrupt Pin Register (SMBus—D31:F3)

Address Offset: 3Dh Attributes: RO Default Value: See description Size: 8 bits

Bit	Description
7:0	Interrupt PIN (INT_PN)—RO. This reflects the value of D31IP.SMIP in chipset configuration space.



#### 18.1.16 HOSTC—Host Configuration Register (SMBus—D31:F3)

Address Offset: 40h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:4	Reserved
3	SSRESET - Soft SMBus Reset— R/W.  0 = The HW will reset this bit to 0 when SMBus reset operation is completed.  1 = The SMBus state machine and logic in the PCH is reset.
2	I <sup>2</sup> C_EN—R/W.  0 = SMBus behavior.  1 = The PCH is enabled to communicate with I <sup>2</sup> C devices. This will change the formatting of some commands.
1	SMB_SMI_EN—R/W.  0 = SMBus interrupts will not generate an SMI#.  1 = Any source of an SMB interrupt will instead be routed to generate an SMI#. See Section 5.20.4 (Interrupts / SMI#).  This bit needs to be set for SMBALERT# to be enabled.
0	SMBus Host Enable (HST_EN)—R/W.  0 = Disable the SMBus Host controller.  1 = Enable. The SMB Host controller interface is enabled to execute commands. The INTREN bit (offset SMBASE + 02h, bit 0) needs to be enabled for the SMB Host controller to interrupt or SMI#. Note that the SMB Host controller will not respond to any new requests until all interrupt requests have been cleared.



#### 18.2 SMBus I/O and Memory Mapped I/O Registers

The SMBus registers (see Table 18-2) can be accessed through I/O BAR or Memory BAR registers in PCI configuration space. The offsets are the same for both I/O and Memory Mapped I/O registers.

Table 18-2. SMBus I/O and Memory Mapped I/O Register Address Map

SMB_BASE + Offset	Mnemonic	Register Name	Default	Туре
00h	HST_STS	Host Status	00h	R/WC, RO
02h	HST_CNT	Host Control	00h	R/W, WO
03h	HST_CMD	Host Command	00h	R/W
04h	XMIT_SLVA	Transmit Slave Address	00h	R/W
05h	HST_D0	Host Data 0	00h	R/W
06h	HST_D1	Host Data 1	00h	R/W
07h	HOST_BLOCK_DB	Host Block Data Byte	00h	R/W
08h	PEC	Packet Error Check	00h	R/W
09h	RCV_SLVA	Receive Slave Address	44h	R/W
0Ah-0Bh	SLV_DATA	Receive Slave Data	0000h	RO
0Ch	AUX_STS	Auxiliary Status	00h	R/WC, RO
0Dh	AUX_CTL	Auxiliary Control	00h	R/W
0Eh	SMLINK_PIN_CTL	SMLink Pin Control (TCO Compatible Mode)	See register description	R/W, RO
0Fh	SMBus_PIN_CTL	SMBus Pin Control	See register description	R/W, RO
10h	SLV_STS	Slave Status	00h	R/WC
11h	SLV_CMD	Slave Command	00h	R/W
14h	NOTIFY_DADDR	Notify Device Address	00h	RO
16h	NOTIFY_DLOW	Notify Data Low Byte	00h	RO
17h	NOTIFY_DHIGH	Notify Data High Byte	00h	RO



#### 18.2.1 HST\_STS—Host Status Register (SMBus—D31:F3)

Register Offset: SMBASE + 00h Attribute: R/WC, RO Default Value: 00h Size: 8-bits

All status bits are set by hardware and cleared by the software writing a one to the particular bit position. Writing a 0 to any bit position has no effect.

Bit	Description
	Byte Done Status (DS)—R/WC.
	<ul> <li>0 = Software can clear this by writing a 1 to it.</li> <li>1 = Host controller received a byte (for Block Read commands) or if it has completed transmission of a byte (for Block Write commands) when the 32-byte buffer is not being used. Note that this bit will be set, even on the last byte of the transfer. This bit is not set when transmission is due to the LAN interface heartbeat.</li> <li>This bit has no meaning for block transfers when the 32-byte buffer is enabled.</li> </ul>
7	NOTE: When the last byte of a block message is received, the host controller will set this bit. However, it will not immediately set the INTR bit (bit 1 in this register). When the interrupt handler clears the DS bit, the message is considered complete, and the host controller will then set the INTR bit (and generate another interrupt). Thus, for a block message of n bytes, the PCH will generate n+1 interrupts. The interrupt handler needs to be implemented to handle these cases. When not using the 32 Byte Buffer, hardware will drive the SMBCLK signal low when the DS bit is set until SW clears the bit. This includes the last byte of a transfer. Software must clear the DS bit before it can clear the BUSY bit.
6	INUSE_STS—R/W. This bit is used as semaphore among various independent software threads that may need to use the PCH's SMBus logic, and has no other effect on hardware.  0 = After a full PCI reset, a read to this bit returns a 0.  1 = After the first read, subsequent reads will return a 1. A write of a 1 to this bit will reset the next read value to 0. Writing a 0 to this bit has no effect. Software can
	poll this bit until it reads a 0, and will then own the usage of the host controller.
5	SMBALERT_STS—R/WC.  0 = Interrupt or SMI# was not generated by SMBALERT#. Software clears this bit by writing a 1 to it.  1 = The source of the interrupt or SMI# was the SMBALERT# signal. This bit is only cleared by software writing a 1 to the bit position or by RSMRST# going low.
	If the signal is programmed as a GPIO, then this bit will never be set.
4	FAILED—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = The source of the interrupt or SMI# was a failed bus transaction. This bit is set in response to the KILL bit being set to terminate the host transaction.
3	BUS_ERR—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = The source of the interrupt of SMI# was a transaction collision.
2	<ul> <li>DEV_ERR—R/WC.</li> <li>0 = Software clears this bit by writing a 1 to it. The PCH will then de-assert the interrupt or SMI#.</li> <li>1 = The source of the interrupt or SMI# was due to one of the following:         <ul> <li>Invalid Command Field,</li> <li>Unclaimed Cycle (host initiated),</li> <li>Host Device Time-out Error.</li> </ul> </li> </ul>



Bit	Description
1	INTR—R/WC. This bit can only be set by termination of a command. INTR is not dependent on the INTREN bit (offset SMBASE + 02h, bit 0) of the Host controller register (offset 02h). It is only dependent on the termination of the command. If the INTREN bit is not set, then the INTR bit will be set, although the interrupt will not be generated. Software can poll the INTR bit in this non-interrupt case.  0 = Software clears this bit by writing a 1 to it. The PCH then de-asserts the interrupt or SMI#.  1 = The source of the interrupt or SMI# was the successful completion of its last command.
0	HOST_BUSY—R/WC.  0 = Cleared by the PCH when the current transaction is completed.  1 = Indicates that the PCH is running a command from the host interface. No SMB registers should be accessed while this bit is set, except the BLOCK DATA BYTE Register. The BLOCK DATA BYTE Register can be accessed when this bit is set only when the SMB_CMD bits in the Host Control Register are programmed for Block command or I <sup>2</sup> C Read command. This is necessary to check the DONE_STS bit.

#### 18.2.2 HST\_CNT—Host Control Register (SMBus—D31:F3)

Register Offset: SMBASE + 02h Attribute: R/W, WO Default Value: 00h Size: 8-bits

**Note:** A read to this register will clear the byte pointer of the 32-byte buffer.

Bit	Description
7	PEC_EN—R/W.  0 = SMBus host controller does not perform the transaction with the PEC phase appended.  1 = Causes the host controller to perform the SMBus transaction with the Packet Error Checking phase appended. For writes, the value of the PEC byte is transferred from the PEC Register. For reads, the PEC byte is loaded in to the PEC Register. This bit must be written prior to the write in which the START bit is set.
6	START—WO.  0 = This bit will always return 0 on reads. The HOST_BUSY bit in the Host Status register (offset 00h) can be used to identify when the PCH has finished the command.  1 = Writing a 1 to this bit initiates the command described in the SMB_CMD field. All registers should be setup prior to writing a 1 to this bit position.
5	LAST_BYTE—WO. This bit is used for Block Read commands.  1 = Software sets this bit to indicate that the next byte will be the last byte to be received for the block. This causes the PCH to send a NACK (instead of an ACK) after receiving the last byte.  NOTE: Once the SECOND_TO_STS bit in TCO2_STS register (D31:F0, TCOBASE+6h, bit 1) is set, the LAST_BYTE bit also gets set. While the SECOND_TO_STS bit is set, the LAST_BYTE bit cannot be cleared. This prevents the PCH from running some of the SMBus commands (Block Read/Write, I²C Read, Block I²C Write).



Bit	Description
4:2	SMB_CMD—R/W. The bit encoding below indicates which command the PCH is to perform. If enabled, the PCH will generate an interrupt or SMI# when the command has completed If the value is for a non-supported or reserved command, the PCH will set the device error (DEV_ERR) status bit (offset SMBASE + 00h, bit 2) and generate an interrupt when the START bit is set. The PCH will perform no command, and will not operate until DEV_ERR is cleared.  000 = Quick: The slave address and read/write value (bit 0) are stored in the transmit slave address register.  001 = Byte: This command uses the transmit slave address and command registers. Bit 0 of the slave address register determines if this is a read or write command.  010 = Byte Data: This command uses the transmit slave address, command, and DATAO registers. Bit 0 of the slave address register determines if this is a read or write command. If it is a read, the DATAO register will contain the read data.  011 = Word Data: This command uses the transmit slave address, command, DATAO and DATA1 registers. Bit 0 of the slave address register determines if this is a read or write command. If it is a read, after the command completes, the DATAO and DATA1 registers will contain the read data.  100 = Process Call: This command uses the transmit slave address, command, DATAO and DATA1 registers will contain the read data.  101 = Block: This command uses the transmit slave address, command, DATAO and DATA1 registers will contain the read data.  102 = Process Call: This command uses the transmit slave address, command, DATAO and DATA1 registers will contain the read data.  103 = Block: This command uses the transmit slave address, command, DATAO and DATA1 registers will contain the read data.  104 = Block: This command uses the transmit slave address, command, DATAO registers and indicates how many bytes of data will be transferred. For block reads, the count is received and stored in the DATAO register. Bit 0 of the slave address register selects if this is a read or write comman
	of the SRAM array. For reads, the data is stored in the Block Data Byte register. <b>NOTE</b> : E32B bit in the Auxiliary Control register must be set for this command to work.
	KILL—R/W.  0 = Normal SMBus host controller functionality.
1	1 = Kills the current host transaction taking place, sets the FAILED status bit, and asserts the interrupt (or SMI#). This bit, once set, must be cleared by software to allow the SMBus host controller to function normally.
0	INTREN—R/W.  0 = Disable.  1 = Enable the generation of an interrupt or SMI# upon the completion of the command.



#### 18.2.3 HST\_CMD—Host Command Register (SMBus—D31:F3)

Register Offset: SMBASE + 03h Attribute: R/W Default Value: 00h Size: 8 bits

Bi	t	Description
7:	0	This 8-bit field is transmitted by the host controller in the command field of the SMBus protocol during the execution of any command.

### 18.2.4 XMIT\_SLVA—Transmit Slave Address Register (SMBus—D31:F3)

Register Offset: SMBASE + 04h Attribute: R/W Default Value: 00h Size: 8 bits

This register is transmitted by the host controller in the slave address field of the SMBus protocol.

Bit	Description
7:1	Address—R/W. This field provides a 7-bit address of the targeted slave.
0	RW—R/W. Direction of the host transfer.  0 = Write 1 = Read

#### 18.2.5 HST\_D0—Host Data 0 Register (SMBus—D31:F3)

Register Offset: SMBASE + 05h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>DataO/Count</b> —R/W. This field contains the 8-bit data sent in the DATAO field of the SMBus protocol. For block write commands, this register reflects the number of bytes to transfer. This register should be programmed to a value between 1 and 32 for block counts. A count of 0 or a count above 32 will result in unpredictable behavior. The host controller does not check or log invalid block counts.

#### 18.2.6 HST\_D1—Host Data 1 Register (SMBus—D31:F3)

Register Offset: SMBASE + 06h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Data1—</b> R/W. This 8-bit register is transmitted in the DATA1 field of the SMBus protocol during the execution of any command.



### 18.2.7 Host\_BLOCK\_DB—Host Block Data Byte Register (SMBus—D31:F3)

Register Offset: SMBASE + 07h Attribute: R/W Default Value: 00h Size: 8 bits

Block Data (BDTA)—R/W. This is either a register, or a pointer into a 32-byte block array, depending upon whether the E32B bit is set in the Auxiliary Control register. When the E32B bit (offset SMBASE + 0Dh, bit 1) is cleared, this is a register containi a byte of data to be sent on a block write or read from on a block read.	Bit
When the E32B bit is set, reads and writes to this register are used to access the 32 byte block data storage array. An internal index pointer is used to address the array, which is reset to 0 by reading the HCTL register (offset 02h). The index pointer then increments automatically upon each access to this register. The transfer of block dat into (read) or out of (write) this storage array during an SMBus transaction always starts at index address 0.  When the E2B bit is set, for writes, software will write up to 32-bytes to this register part of the setup for the command. After the Host controller has sent the Address, Command, and Byte Count fields, it will send the bytes in the SRAM pointed to by the register.  When the E2B bit is cleared for writes, software will place a single byte in this regist After the host controller has sent the address, command, and byte count fields, it will send the byte in this register. If there is more data to send, software will write the nesseries of bytes to the SRAM pointed to by this register and clear the DONE_STS bit. To controller will then send the next byte. During the time between the last byte being transmitted to the next byte being transmitted, the controller will insert wait-states the interface.  When the E2B bit is set for reads, after receiving the byte count into the Data0 regist the first series of data bytes go into the SRAM pointed to by this register. If the byte count has been exhausted or the 32-byte SRAM has been filled, the controller will generate an SMI# or interrupt (depending on configuration) and set the DONE_STS be Software will then read the data. During the time between when the last byte is read from the SRAM to when the DONE STS bit is cleared, the controller will insert wait-	

### 18.2.8 PEC—Packet Error Check (PEC) Register (SMBus—D31:F3)

Register Offset: SMBASE + 08h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	PEC_DATA—R/W. This 8-bit register is written with the 8-bit CRC value that is used as the SMBus PEC data prior to a write transaction. For read transactions, the PEC data is loaded from the SMBus into this register and is then read by software. Software must ensure that the INUSE_STS bit is properly maintained to avoid having this field overwritten by a write transaction following a read transaction.



### 18.2.9 RCV\_SLVA—Receive Slave Address Register (SMBus—D31:F3)

Register Offset: SMBASE + 09h Attribute: R/W Default Value: 44h Size: 8 bits Lockable: No Power Well: Resume

Bit	Description
7	Reserved
6:0	<b>SLAVE_ADDR—</b> R/W. This field is the slave address that the PCH decodes for read and write cycles. the default is not 0, so the SMBus Slave Interface can respond even before the processor comes up (or if the processor is dead). This register is cleared by RSMRST#, but not by PLTRST#.

#### 18.2.10 SLV\_DATA—Receive Slave Data Register (SMBus—D31:F3)

Register Offset: SMBASE + 0Ah-0Bh Attribute: RO
Default Value: 0000h Size: 16 bits
Lockable: No Power Well: Resume

This register contains the 16-bit data value written by the external SMBus master. The processor can then read the value from this register. This register is reset by RSMRST#, but not PLTRST#

Bit	Description
15:8	<b>Data Message Byte 1 (DATA_MSG1)—</b> RO. See Section 5.20.7 for a discussion of this field.
7:0	Data Message Byte 0 (DATA_MSG0)—RO. See Section 5.20.7 for a discussion of this field.

#### 18.2.11 AUX\_STS—Auxiliary Status Register (SMBus—D31:F3)

Register Offset: SMBASE + 0Ch Attribute: R/WC, RO Default Value: 00h Size: 8 bits Lockable: No Power Well: Resume

Bit	Description
7:2	Reserved
1	SMBus TCO Mode (STCO)—RO. This bit reflects the strap setting of TCO compatible mode versus Advanced TCO mode.  0 = The PCH is in the compatible TCO mode.  1 = The PCH is in the advanced TCO mode.
0	CRC Error (CRCE)—R/WC.  0 = Software clears this bit by writing a 1 to it.  1 = This bit is set if a received message contained a CRC error. When this bit is set, the DERR bit of the host status register will also be set. This bit will be set by the controller if a software abort occurs in the middle of the CRC portion of the cycle or an abort happens after the PCH has received the final data bit transmitted by an external slave.



#### 18.2.12 AUX\_CTL—Auxiliary Control Register (SMBus—D31:F3)

Register Offset: SMBASE + 0Dh Attribute: R/W
Default Value: 00h Size: 8 bits
Lockable: No Power Well: Resume

Bit	Description
7:2	Reserved
1	Enable 32-Byte Buffer (E32B)—R/W.  0 = Disable.  1 = Enable. When set, the Host Block Data register is a pointer into a 32-byte buffer, as opposed to a single register. This enables the block commands to transfer or receive up to 32-bytes before the PCH generates an interrupt.
0	Automatically Append CRC (AAC)—R/W.  0 = The PCH will Not automatically append the CRC.  1 = The PCH will automatically append the CRC. This bit must not be changed during SMBus transactions or undetermined behavior will result. It should be programmed only once during the lifetime of the function.

### 18.2.13 SMLINK\_PIN\_CTL—SMLink Pin Control Register (SMBus—D31:F3)

Register Offset: SMBASE + 0Eh Attribute: R/W, RO Default Value: See below Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

This register is only applicable in the TCO compatible mode.

Bit	Description
7:3	Reserved
2	SMLINK_CLK_CTL—R/W.  0 = The PCH will drive the SMLink0 pin low, independent of what the other SMLink logic would otherwise indicate for the SMLink0 pin.  1 = The SMLink0 pin is not overdriven low. The other SMLink logic controls the state of the pin. (Default)
1	SMLINK1_CUR_STS—RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMLink1 pin. This allows software to read the current state of the pin.  0 = Low 1 = High
0	SMLINKO_CUR_STS—RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMLinkO pin. This allows software to read the current state of the pin.  0 = Low 1 = High



### 18.2.14 SMBus\_PIN\_CTL—SMBus Pin Control Register (SMBus—D31:F3)

Register Offset: SMBASE + 0Fh Attribute: R/W, RO Default Value: See below Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:3	Reserved
2	SMBCLK_CTL—R/W.  1 = The SMBCLK pin is <b>not</b> overdriven low. The other SMBus logic controls the state of the pin.  0 = The PCH drives the SMBCLK pin low, independent of what the other SMB logic would otherwise indicate for the SMBCLK pin. (Default)
1	SMBDATA_CUR_STS—RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMBDATA pin. This allows software to read the current state of the pin.  0 = Low 1 = High
0	SMBCLK_CUR_STS—RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMBCLK pin. This allows software to read the current state of the pin.  0 = Low 1 = High

#### 18.2.15 SLV\_STS—Slave Status Register (SMBus—D31:F3)

Register Offset: SMBASE + 10h Attribute: R/WC Default Value: 00h Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

All bits in this register are implemented in the 64 kHz clock domain. Therefore, software must poll this register until a write takes effect before assuming that a write has completed internally.

Bit	Description
7:1	Reserved
0	HOST_NOTIFY_STS—R/WC. The PCH sets this bit to a 1 when it has completely received a successful Host Notify Command on the SMBus pins. Software reads this bit to determine that the source of the interrupt or SMI# was the reception of the Host Notify Command. Software clears this bit after reading any information needed from the Notify address and data registers by writing a 1 to this bit. Note that the PCH will allow the Notify Address and Data registers to be over-written once this bit has been cleared. When this bit is 1, the PCH will NACK the first byte (host address) of any new "Host Notify" commands on the SMBus pins. Writing a 0 to this bit has no effect.



#### 18.2.16 SLV\_CMD—Slave Command Register (SMBus—D31:F3)

Register Offset: SMBASE + 11h Attribute: R/W Default Value: 00h Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:2	Reserved
2	SMBALERT_DIS—R/W.  0 = Allows the generation of the interrupt or SMI#.  1 = Software sets this bit to block the generation of the interrupt or SMI# due to the SMBALERT# source. This bit is logically inverted and ANDed with the SMBALERT_STS bit (offset SMBASE + 00h, bit 5). The resulting signal is distributed to the SMI# and/or interrupt generation logic. This bit does not effect the wake logic.
1	HOST_NOTIFY_WKEN—R/W. Software sets this bit to 1 to enable the reception of a Host Notify command as a wake event. When enabled this event is "OR'd" in with the other SMBus wake events and is reflected in the SMB_WAK_STS bit of the General Purpose Event 0 Status register.  0 = Disable 1 = Enable
0	HOST_NOTIFY_INTREN—R/W. Software sets this bit to 1 to enable the generation of interrupt or SMI# when HOST_NOTIFY_STS (offset SMBASE + 10h, bit 0) is 1. This enable does not affect the setting of the HOST_NOTIFY_STS bit. When the interrupt is generated, either PIRQB# or SMI# is generated, depending on the value of the SMB_SMI_EN bit (D31:F3:40h, bit 1). If the HOST_NOTIFY_STS bit is set when this bit is written to a 1, then the interrupt (or SMI#) will be generated. The interrupt (or SMI#) is logically generated by AND'ing the STS and INTREN bits.  0 = Disable 1 = Enable

### 18.2.17 NOTIFY\_DADDR—Notify Device Address Register (SMBus—D31:F3)

Register Offset: SMBASE + 14h Attribute: RO Default Value: 00h Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:1	<b>DEVICE_ADDRESS</b> —RO. This field contains the 7-bit device address received during the Host Notify protocol of the SMBus 2.0 Specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit (D31:F3:SMBASE +10, bit 0) is set to 1.
0	Reserved



### 18.2.18 NOTIFY\_DLOW—Notify Data Low Byte Register (SMBus—D31:F3)

Register Offset: SMBASE + 16h Attribute: RO Default Value: 00h Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:0	<b>DATA_LOW_BYTE—</b> RO. This field contains the first (low) byte of data received during the Host Notify protocol of the SMBus 2.0 specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit (D31:F3:SMBASE +10, bit 0) is set to 1.

### 18.2.19 NOTIFY\_DHIGH—Notify Data High Byte Register (SMBus—D31:F3)

Register Offset: SMBASE + 17h Attribute: RO Default Value: 00h Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:0	<b>DATA_HIGH_BYTE—</b> RO. This field contains the second (high) byte of data received during the Host Notify protocol of the SMBus 2.0 specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit (D31:F3:SMBASE +10, bit 0) is set to 1.

§ §



# 19 PCI Express\* Configuration Registers

### 19.1 PCI Express\* Configuration Registers (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

**Note:** Register address locations that are not shown in Table 19-1, should be treated as Reserved.

Table 19-1. PCI Express\* Configuration Registers Address Map (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/) (Sheet 1 of 3)

Offset	Mnemonic	Register Name	Function 0-5 Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0010h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	04h	RO
0Bh	BCC	Base Class Code	06h	RO
0Ch	CLS	Cache Line Size	00h	R/W
0Dh	PLT	Primary Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	81h	RO
18h-1Ah	BNUM	Bus Number	000000h	R/W
1Bh	SLT	Secondary Latency Timer	00h	RO
1Ch-1Dh	IOBL	I/O Base and Limit	0000h	R/W, RO
1Eh-1Fh	SSTS	Secondary Status Register	0000h	R/WC
20h-23h	MBL	Memory Base and Limit	00000000h	R/W
24h-27h	PMBL	Prefetchable Memory Base and Limit	00010001h	R/W, RO
28h-2Bh	PMBU32	Prefetchable Memory Base Upper 32 Bits	00000000h	R/W
2Ch-2Fh	PMLU32	Prefetchable Memory Limit Upper 32 Bits	00000000h	R/W
34h	CAPP	Capabilities List Pointer	40h	RO
3Ch-3Dh	INTR	Interrupt Information	See bit description	R/W, RO
3Eh-3Fh	BCTRL	Bridge Control Register	0000h	R/W
40h-41h	CLIST	Capabilities List	8010	RO
42h-43h	XCAP	PCI Express* Capabilities	0041	R/WO, RO
44h-47h	DCAP	Device Capabilities	00000FE0h	RO



Table 19-1. PCI Express\* Configuration Registers Address Map (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/) (Sheet 2 of 3)

Offset         Mnemonic         Register Name         Function 0-5 Default         Type           48h-49h         DCTL         Device Control         0000h         R/W, RO           4Ah-48h         DSTS         Device Status         0010h         R/WC, RO           4Ch-4Fh         LCAP         Link Capabilities         See bit description         R/WO           50h-51h         LCTL         Link Control         0000h         R/W, WO, RO           52h-53h         LSTS         Link Status         See bit description         RO           54h-57h         SLCAP         Slot Capabilities Register         00000060h         R/WC, RO           58h-59h         SLSTS         Slot Status         00000h         R/WC, RO           5Ch-5Dh         RCTL         Root Control         0000h         R/WC, RO           66h-63h         RSTS         Root Status         00000000h         R/WC, RO           64h-67h         DCAP2         Device Capabilities 2 Register         00000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0000h         R/W, RO           80h-81h         MID         Message Signaled Interrupt Message         0000h         R/W, RO           82h-83h <t< th=""><th></th><th></th><th></th><th></th><th></th></t<>					
4Ah-4Bh         DSTS         Device Status         0010h         R/WC, RO           4Ch-4Fh         LCAP         Link Capabilities         See bit description         R/W, RO, R/WO           50h-51h         LCTL         Link Control         0000h         R/W, RO, R/W           52h-53h         LSTS         Link Status         See bit description         RO           54h-57h         SLCAP         Slot Capabilities Register         00000060h         R/WO, RO           58h-59h         SLCTL         Slot Control         0000h         R/WC, RO           5Ah-5Bh         SLSTS         Slot Status         0000h         R/WC, RO           5Ch-5Dh         RCTL         Root Control         0000h         R/WC, RO           66h-63h         RSTS         Root Status         000000h         R/W, RO           68h-69h         DCTL2         Device Capabilities 2 Register         00000h         R/W, RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message         0000h         R/W           84h-87h         MA         Message Signaled Interrupt Message         0000h         R/W           89h-89h	Offset	Mnemonic	Register Name		Туре
4Ch-4Fh         LCAP         Link Capabilities         See bit description         R/W, RO, R/WO           50h-51h         LCTL         Link Control         0000h         R/W, WO, RO           52h-53h         LSTS         Link Status         See bit description         RO           54h-57h         SLCAP         Slot Capabilities Register         00000060h         R/W, RO           58h-59h         SLCTL         Slot Control         0000h         R/W, RO           5Ah-5Bh         SLSTS         Slot Status         00000h         R/W, RO           5Ch-5Dh         RCTL         Root Control         00000h         R/W, RO           60h-63h         RSTS         Root Status         0000000h         R/W, RO           64h-67h         DCAP2         Device Capabilities 2 Register         00000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0000h         R/W, RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message         0000h         R/W, RO           88h-89h         MD         Message Signaled Interrupt Message         0000h         R/W           80	48h-49h	DCTL	Device Control	0000h	R/W, RO
4Ch-4Fh         LCAP         LInk Capabilities         description         R/WO           50h-51h         LCTL         Link Control         0000h         R/W, WO, RO           52h-53h         LSTS         Link Status         See bit description         RO           54h-57h         SLCAP         Slot Capabilities Register         00000060h         R/WO, RO           58h-59h         SLCTL         Slot Control         0000h         R/WC, RO           5Ch-5Dh         RCTL         Root Control         0000h         R/WC, RO           60h-63h         RSTS         Root Status         00000000h         R/WC, RO           64h-67h         DCAP2         Device Capabilities 2 Register         0000h         R/W, RO           68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message         0000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A00h         RO           94h-9	4Ah-4Bh	DSTS	Device Status	0010h	R/WC, RO
50H-51h         LCTL         Link Control         See bit description         RO           52h-53h         LSTS         Link Status         See bit description         RO           54h-57h         SLCAP         Slot Capabilities Register         00000060h         R/WO, RO           58h-59h         SLCTL         Slot Control         0000h         R/WC, RO           5Ch-5Dh         RCTL         Root Control         0000h         R/WC, RO           6Ch-63h         RSTS         Root Status         00000000h         R/WC, RO           68h-69h         DCTL2         Device Capabilities 2 Register         0000h         R/W, RO           68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message         0000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message         00000h         R/W           88h-89h         MD         Message Signaled Interrupt Message         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Lapability         A000h         R/W	4Ch-4Fh	LCAP	Link Capabilities		
S2h-53h         LS1S         Link Status         description         RO           54h-57h         SLCAP         Slot Capabilities Register         00000060h         R/WO, RO           58h-59h         SLCTL         Slot Control         0000h         R/W, RO           5Ah-58h         SLSTS         Slot Status         000000h         R/WC, RO           60h-63h         RSTS         Root Status         00000000h         R/WC, RO           64h-67h         DCAP2         Device Capabilities 2 Register         00000h         R/W, RO           68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0000h         R/W, RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message         0000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message         0000h         R/W           88h-89h         MD         Message Signaled Interrupt Message         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A00Dh         RO	50h-51h	LCTL	Link Control	0000h	
58h-59h         SLCTL         Slot Control         0000h         R/W, RO           5Ah-58h         SLSTS         Slot Status         0000h         R/WC, RO           5Ch-5Dh         RCTL         Root Control         00000h         R/W           60h-63h         RSTS         Root Status         00000000h         R/WC, RO           64h-67h         DCAP2         Device Capabilities 2 Register         0000h         R/W, RO           68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0001h         RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message Control         0000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message Address         0000h         R/W           88h-89h         MD         Message Signaled Interrupt Message Ontal         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A00Dh         RO           94h-97h         SVID         Subsystem Vendor Identification         00000000h         R/WO	52h-53h	LSTS	Link Status		RO
SAh-58h         SLSTS         Slot Status         0000h         R/WC, RO           5Ch-5Dh         RCTL         Root Control         0000h         R/W           60h-63h         RSTS         Root Status         00000000h         R/WC, RO           64h-67h         DCAP2         Device Capabilities 2 Register         00000016h         RO           68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0001h         RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message Control         0000h         R/W, RO           88h-89h         MD         Message Signaled Interrupt Message Address         00000         R/W           88h-89h         MD         Message Signaled Interrupt Message O0000         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A000h         R/W           94h-97h         SVID         Subsystem Vendor Identification         00000000h         R/WO	54h-57h	SLCAP	Slot Capabilities Register	00000060h	R/WO, RO
SCh-5Dh         RCTL         Root Control         0000h         R/W           60h-63h         RSTS         Root Status         00000000h         R/WC, RO           64h-67h         DCAP2         Device Capabilities 2 Register         00000016h         RO           68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0001h         RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message Control         0000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message Address         00000000h         R/W           88h-89h         MD         Message Signaled Interrupt Message Address         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A00Dh         R/W           99h-97h         SVID         Subsystem Vendor Capability         A00Dh         R/W           94h-97h         SVID         Subsystem Vendor Capability         0001h         R/W           A2h-A3h         PMCAP         Power Management Capability         0001h         R/W <td>58h-59h</td> <td>SLCTL</td> <td>Slot Control</td> <td>0000h</td> <td>R/W, RO</td>	58h-59h	SLCTL	Slot Control	0000h	R/W, RO
60h-63h         RSTS         Root Status         00000000h         R/WC, RO           64h-67h         DCAP2         Device Capabilities 2 Register         00000016h         RO           68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0001h         RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message Control         00000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message Data         00000000h         R/W           88h-89h         MD         Message Signaled Interrupt Message Data         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A00Dh         RO           94h-97h         SVID         Subsystem Vendor Identification         00000000h         R/WO           A0h-A1h         PMCAP         Power Management Capability         0001h         RO           A2h-A3h         PMC         PCI Power Management Capability         C802h         RO           A4-A7h         PMCS         PCI Power Management Control and Status <td< td=""><td>5Ah-5Bh</td><td>SLSTS</td><td>Slot Status</td><td>0000h</td><td>R/WC, RO</td></td<>	5Ah-5Bh	SLSTS	Slot Status	0000h	R/WC, RO
64h-67h         DCAP2         Device Capabilities 2 Register         00000016h         RO           68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0001h         RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message Control         00000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message Address         00000000h         R/W           88h-89h         MD         Message Signaled Interrupt Message Data         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A00Dh         RO           94h-97h         SVID         Subsystem Vendor Identification         00000000h         R/WO           A0h-A1h         PMCAP         Power Management Capability         0001h         RO           A2h-A3h         PMC         PCI Power Management Capability         C802h         RO           A4-A7h         PMCS         PCI Power Management Control and Status         00000000h         R/W, RO           D8-DBh         MPC         Miscellaneous Port Configura	5Ch-5Dh	RCTL	Root Control	0000h	R/W
68h-69h         DCTL2         Device Control 2 Register         0000h         R/W, RO           70h-71h         LCTL2         Link Control 2 Register         0001h         RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message Control         0000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message Address         00000000h         R/W           88h-89h         MD         Message Signaled Interrupt Message Data         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A00Dh         RO           94h-97h         SVID         Subsystem Vendor Identification         00000000h         R/WO           A0h-A1h         PMCAP         Power Management Capability         C802h         RO           A2h-A3h         PMC         PCI Power Management Control and Status         00000000h         R/W, RO           D4-D7h         MPCS         Miscellaneous Port Configuration 2         00000000h         R/W, RO           D8-DBh         MPC         Miscellaneous Port Configuration         08110000h         R/W           DC-DFh         SMSCS         SMI/SCI Status	60h-63h	RSTS	Root Status	00000000h	R/WC, RO
70h-71h         LCTL2         Link Control 2 Register         0001h         RO           80h-81h         MID         Message Signaled Interrupt Identifiers         9005h         RO           82h-83h         MC         Message Signaled Interrupt Message Ontrol         0000h         R/W, RO           84h-87h         MA         Message Signaled Interrupt Message Address         00000000h         R/W           88h-89h         MD         Message Signaled Interrupt Message Data         0000h         R/W           90h-91h         SVCAP         Subsystem Vendor Capability         A00Dh         RO           94h-97h         SVID         Subsystem Vendor Identification         00000000h         R/WO           A0h-A1h         PMCAP         Power Management Capability         C802h         RO           A2h-A3h         PMC         PCI Power Management Control and Status         00000000h         R/W, RO           D4-D7h         MPC2         Miscellaneous Port Configuration 2         00000000h         R/W, RO           D8-DBh         MPC         Miscellaneous Port Configuration         08110000h         R/W           DC-DFh         SMSCS         SMI/SCI Status Register         00000000h         R/WC           E1h         RPDCGEN         Rort Port Dynamic C	64h-67h	DCAP2	Device Capabilities 2 Register	00000016h	RO
80h-81hMIDMessage Signaled Interrupt Identifiers9005hRO82h-83hMCMessage Signaled Interrupt Message Control0000hR/W, RO84h-87hMAMessage Signaled Interrupt Message Address00000000hR/W88h-89hMDMessage Signaled Interrupt Message Data0000hR/W90h-91hSVCAPSubsystem Vendor CapabilityA00DhRO94h-97hSVIDSubsystem Vendor Identification00000000hR/WOA0h-A1hPMCAPPower Management Capability0001hROA2h-A3hPMCPCI Power Management CapabilityC802hROA4-A7hPMCSPCI Power Management Control and Status00000000hR/W, ROD4-D7hMPC2Miscellaneous Port Configuration 200000000hR/W, ROD8-DBhMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register00000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Severity00060011hRO100h-113hCESCorrectable Error Status00000000hR/WC	68h-69h	DCTL2	Device Control 2 Register	0000h	R/W, RO
82h-83hMCMessage Signaled Interrupt Message Control0000hR/W, RO84h-87hMAMessage Signaled Interrupt Message Address00000000hR/W88h-89hMDMessage Signaled Interrupt Message Data0000hR/W90h-91hSVCAPSubsystem Vendor CapabilityA00DhRO94h-97hSVIDSubsystem Vendor Identification00000000hR/WOA0h-A1hPMCAPPower Management Capability0001hROA2h-A3hPMCPCI Power Management CapabilityC802hROA4-A7hPMCSPCI Power Management Control and Status00000000hR/W, ROD4-D7hMPC2Miscellaneous Port Configuration 200000000hR/W, ROD8-DBhMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register00000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/W104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-108hUEMUncorrectable Error Mask00000000hR/WO, RO100h-113hCESCorrectable Error Status00000000hR/WC	70h-71h	LCTL2	Link Control 2 Register	0001h	RO
82H-83HMCControl0000HR/W, RO84h-87hMAMessage Signaled Interrupt Message Address00000000hR/W88h-89hMDMessage Signaled Interrupt Message Data0000hR/W90h-91hSVCAPSubsystem Vendor CapabilityA00DhRO94h-97hSVIDSubsystem Vendor Identification00000000hR/WOA0h-A1hPMCAPPower Management Capability0001hROA2h-A3hPMCPCI Power Management CapabilityC802hROA4-A7hPMCSPCI Power Management Control and Status00000000hR/W, ROD4-D7hMPC2Miscellaneous Port Configuration 200000000hR/W, ROD8-DBhMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register00000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000000hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status000000000hR/WC	80h-81h	MID	Message Signaled Interrupt Identifiers	9005h	RO
84H-87HMAAddress0000000HR/W88h-89hMDMessage Signaled Interrupt Message Data0000hR/W90h-91hSVCAPSubsystem Vendor CapabilityA00DhRO94h-97hSVIDSubsystem Vendor Identification00000000hR/WOA0h-A1hPMCAPPower Management Capability0001hROA2h-A3hPMCPCI Power Management CapabilityC802hROA4-A7hPMCSPCI Power Management Control and Status00000000hR/W, ROD4-D7hMPC2Miscellaneous Port Configuration 200000000hR/W, ROD8-D8hMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register000000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-108hUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status000000000hR/WC	82h-83h	MC		0000h	R/W, RO
881-891MDData00001R/W90h-91hSVCAPSubsystem Vendor CapabilityA00DhRO94h-97hSVIDSubsystem Vendor Identification00000000hR/WOA0h-A1hPMCAPPower Management Capability0001hROA2h-A3hPMCPCI Power Management CapabilityC802hROA4-A7hPMCSPCI Power Management Control and Status00000000hR/W, ROD4-D7hMPC2Miscellaneous Port Configuration 200000000hR/W, ROD8-DBhMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register00000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	84h-87h	MA		00000000h	R/W
94h-97hSVIDSubsystem Vendor Identification00000000hR/WOA0h-A1hPMCAPPower Management Capability0001hROA2h-A3hPMCPCI Power Management CapabilityC802hROA4-A7hPMCSPCI Power Management Control and Status00000000hR/W, ROD4-D7hMPC2Miscellaneous Port Configuration 200000000hR/W, ROD8-DBhMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register00000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	88h-89h	MD		0000h	R/W
A0h-A1h PMCAP Power Management Capability 0001h RO A2h-A3h PMC PCI Power Management Capability C802h RO A4-A7h PMCS PCI Power Management Control and Status 00000000h R/W, RO D4-D7h MPC2 Miscellaneous Port Configuration 2 00000000h R/W, RO D8-DBh MPC Miscellaneous Port Configuration 08110000h R/W DC-DFh SMSCS SMI/SCI Status Register 000000000h R/WC E1h RPDCGEN Rort Port Dynamic Clock Gating Enable 00h R/W E8-EBh PECR1 PCI Express Configuration Register 1 00000020h R/W 11Ch-143h — Reserved — — —  104h-107h UES Uncorrectable Error Status See bit description R/WC, RO 108h-10Bh UEM Uncorrectable Error Mask 00000000h R/WO, RO 10Ch-10Fh UEV Uncorrectable Error Severity 00060011h RO 110h-113h CES Correctable Error Status 000000000h R/WC	90h-91h	SVCAP	Subsystem Vendor Capability	A00Dh	RO
A2h-A3h PMC PCI Power Management Capability C802h RO  A4-A7h PMCS PCI Power Management Control and Status 00000000h R/W, RO  D4-D7h MPC2 Miscellaneous Port Configuration 2 00000000h R/W, RO  D8-DBh MPC Miscellaneous Port Configuration 08110000h R/W  DC-DFh SMSCS SMI/SCI Status Register 00000000h R/WC  E1h RPDCGEN Rort Port Dynamic Clock Gating Enable 00h R/W  E8-EBh PECR1 PCI Express Configuration Register 1 00000020h R/W  11Ch-143h — Reserved — — —  104h-107h UES Uncorrectable Error Status See bit description R/WC, RO  108h-10Bh UEM Uncorrectable Error Mask 00000000h R/WO, RO  10Ch-10Fh UEV Uncorrectable Error Severity 00060011h RO  110h-113h CES Correctable Error Status 00000000h R/WC	94h-97h	SVID	Subsystem Vendor Identification	00000000h	R/WO
A4-A7hPMCSPCI Power Management Control and Status00000000hR/W, ROD4-D7hMPC2Miscellaneous Port Configuration 200000000hR/W, ROD8-DBhMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register00000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	A0h-A1h	PMCAP	Power Management Capability	0001h	RO
A4-A7IIPMCSStatus00000000IIR/W, ROD4-D7hMPC2Miscellaneous Port Configuration 200000000hR/W, ROD8-DBhMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register00000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-108hUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	A2h-A3h	PMC	PCI Power Management Capability	C802h	RO
D8-DBhMPCMiscellaneous Port Configuration08110000hR/WDC-DFhSMSCSSMI/SCI Status Register000000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	A4-A7h	PMCS		00000000h	R/W, RO
DC-DFhSMSCSSMI/SCI Status Register00000000hR/WCE1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	D4-D7h	MPC2	Miscellaneous Port Configuration 2	00000000h	R/W, RO
E1hRPDCGENRort Port Dynamic Clock Gating Enable00hR/WE8-EBhPECR1PCI Express Configuration Register 100000020hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status000000000hR/WC	D8-DBh	MPC	Miscellaneous Port Configuration	08110000h	R/W
E8-EBhPECR1PCI Express Configuration Register 100000020hR/W11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	DC-DFh	SMSCS	SMI/SCI Status Register	00000000h	R/WC
11Ch-143h—Reserved——104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	E1h	RPDCGEN	Rort Port Dynamic Clock Gating Enable	00h	R/W
104h-107hUESUncorrectable Error StatusSee bit descriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	E8-EBh	PECR1	PCI Express Configuration Register 1	00000020h	R/W
104h-107hUESUncorrectable Error StatusdescriptionR/WC, RO108h-10BhUEMUncorrectable Error Mask00000000hR/WO, RO10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	11Ch-143h	_	Reserved	_	_
10Ch-10FhUEVUncorrectable Error Severity00060011hRO110h-113hCESCorrectable Error Status00000000hR/WC	104h-107h	UES	Uncorrectable Error Status		R/WC, RO
110h-113h CES Correctable Error Status 00000000h R/WC	108h-10Bh	UEM	Uncorrectable Error Mask	00000000h	R/WO, RO
	10Ch-10Fh	UEV	Uncorrectable Error Severity	00060011h	RO
114h–117h CEM Correctable Error Mask 00000000h R/WO	110h-113h	CES	Correctable Error Status	00000000h	R/WC
	114h-117h	CEM	Correctable Error Mask	00000000h	R/WO



#### Table 19-1. PCI Express\* Configuration Registers Address Map (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/) (Sheet 3 of 3)

Offset	Mnemonic	Register Name	Function 0-5 Default	Туре
118h-11Bh	AECC	Advanced Error Capabilities and Control	00000000h	RO
130h-133h	RES	Root Error Status	00000000h	R/WC, RO
180h-183h	RCTCL	Root Complex Topology Capability List	00010005h	RO
184h-187h	ESD	Element Self Description	See bit description	RO
190h-193h	ULD	Upstream Link Description	00000001h	RO
198h-19Fh	ULBA	Upstream Link Base Address	See bit description	RO
300-303h	PECR2	PCI Express Configuration Register 2	60005007h	R/W
318h	PEETM	PCI Express Extended Test Mode Register	See bit description	RO
324h-327h	PEC1	PCI Express Configuration Register 1	00000000h	RO, R/W

#### 19.1.1 VID—Vendor Identification Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 00h-01h Attribute: RO
Default Value: 8086h Size: 16 bits

Bit	Description
15:0	Vendor ID—RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

#### 19.1.2 DID—Device Identification Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 02h-03h Attribute: RO
Default Value: Port 1= Bit Description Size: 16 bits

Port 2= Bit Description
Port 3= Bit Description
Port 3= Bit Description
Port 4= Bit Description
Port 5= Bit Description
Port 6= Bit Description
Port 7= Bit Description
Port 8= Bit Description

Bit	Description
	<b>Device ID—</b> RO. This is a 16-bit value assigned to the PCH's PCI Express controller. See the $Intel^{\$}$ 5 Series Chipset and $Intel^{\$}$ 3400 Series Chipset Specification Update for the value of the Device ID Register



### 19.1.3 PCICMD—PCI Command Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 04h-05h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	Interrupt Disable—R/W. This disables pin-based INTx# interrupts on enabled Hot-Plug and power management events. This bit has no effect on MSI operation.  0 = Internal INTx# messages are generated if there is an interrupt for Hot-Plug or power management and MSI is not enabled.  1 = Internal INTx# messages will not be generated.  This bit does not affect interrupt forwarding from devices connected to the root port. Assert_INTx and Deassert_INTx messages will still be forwarded to the internal interrupt controllers if this bit is set.
9	Fast Back to Back Enable (FBE)—Reserved per the PCI Express* Base Specification.
8	SERR# Enable (SEE)—R/W.  0 = Disable.  1 = Enables the root port to generate an SERR# message when PSTS.SSE is set.
7	Wait Cycle Control (WCC)—Reserved per the PCI Express Base Specification.
6	Parity Error Response (PER)—R/W.  0 = Disable.  1 = Indicates that the device is capable of reporting parity errors as a master on the backbone.
5	VGA Palette Snoop (VPS)—Reserved per the PCI Express* Base Specification.
4	Postable Memory Write Enable (PMWE)—Reserved per the <i>PCI Express* Base Specification</i> .
3	Special Cycle Enable (SCE)—Reserved per the PCI Express* Base Specification.
2	Bus Master Enable (BME)—R/W.  0 = Disable. All cycles from the device are master aborted  1 = Enable. Allows the root port to forward cycles onto the backbone from a PCI Express* device.
1	Memory Space Enable (MSE)—R/W.  0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted on the backbone.  1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers can be forwarded to the PCI Express device.
0	<ul> <li>I/O Space Enable (IOSE)—R/W. This bit controls access to the I/O space registers.</li> <li>0 = Disable. I/O cycles within the range specified by the I/O base and limit registers are master aborted on the backbone.</li> <li>1 = Enable. Allows I/O cycles within the range specified by the I/O base and limit registers can be forwarded to the PCI Express device.</li> </ul>



### 19.1.4 PCISTS—PCI Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 06h-07h Attribute: R/WC, RO Default Value: 0010h Size: 16 bits

Bit	Description
15	Detected Parity Error (DPE)—R/WC.  0 = No parity error detected.  1 = Set when the root port receives a command or data from the backbone with a parity error. This is set even if PCIMD.PER (D28:F0/F1/F2/F3:04, bit 6) is not set.
14 (	Signaled System Error (SSE)—R/WC.  0 = No system error signaled.  1 = Set when the root port signals a system error to the internal SERR# logic.
13	Received Master Abort (RMA)—R/WC.  0 = Root port has not received a completion with unsupported request status from the backbone.  1 = Set when the root port receives a completion with unsupported request status from the backbone.
12	Received Target Abort (RTA)—R/WC.  0 = Root port has not received a completion with completer abort from the backbone.  1 = Set when the root port receives a completion with completer abort from the backbone.
11 (	Signaled Target Abort (STA)—R/WC.  0 = No target abort received.  1 = Set whenever the root port forwards a target abort received from the downstream device onto the backbone.
	DEVSEL# Timing Status (DEV_STS)—Reserved per the PCI Express* Base Specification.
8 (	Master Data Parity Error Detected (DPED)—R/WC.  0 = No data parity error received.  1 = Set when the root port receives a completion with a data parity error on the backbone and PCIMD.PER (D28:F0/F1/F2/F3:04, bit 6) is set.
7 F	Fast Back to Back Capable (FB2BC)—Reserved per the PCI Express* Base Specification.
6 F	Reserved
5 6	66 MHz Capable—Reserved per the PCI Express* Base Specification.
4 (	Capabilities List—RO. Hardwired to 1. Indicates the presence of a capabilities list.
3 1	Interrupt Status—RO. Indicates status of Hot-Plug and power management interrupts on the root port that result in INTx# message generation.  0 = Interrupt is de-asserted.  1 = Interrupt is asserted.  This bit is not set if MSI is enabled. If MSI is not enabled, this bit is set regardless of the state of PCICMD.Interrupt Disable bit (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7:04h:bit
	10).



#### 19.1.5 RID—Revision Identification Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Offset Address: 08h Attribute: RO
Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

#### 19.1.6 PI—Programming Interface Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 09h Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
1 / () 1	Programming Interface—RO.
	00h = No specific register level programming interface defined.

#### 19.1.7 SCC—Sub Class Code Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 0Ah Attribute: RO Default Value: 04h Size: 8 bits

Bit	Description
7:0	Sub Class Code (SCC)—RO. This field is determined by bit 2 of the MPC register (D28:F0-5:Offset D8h, bit 2).  04h = PCI-to-PCI bridge.  00h = Host Bridge.

#### 19.1.8 BCC—Base Class Code Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 0Bh Attribute: RO
Default Value: 06h Size: 8 bits

Bit	Description
7:0	Base Class Code (BCC)—RO.  06h = Indicates the device is a bridge device.



#### 19.1.9 CLS—Cache Line Size Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 0Ch Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Cache Line Size (CLS)</b> —R/W. This is read/write but contains no functionality, per the <i>PCI Express* Base Specification</i> .

#### 19.1.10 PLT—Primary Latency Timer Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description	
7:3	Latency Count. Reserved per the PCI Express* Base Specification.	
2:0	Reserved	

### 19.1.11 HEADTYP—Header Type Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 0Eh Attribute: RO Default Value: 81h Size: 8 bits

Bit	Description	
<ul> <li>Multi-Function Device—RO.</li> <li>0 = Single-function device.</li> <li>1 = Multi-function device.</li> </ul>		
6:0	Configuration Layout— RO. This field is determined by bit 2 of the MPC register (D28:F0-5:Offset D8h, bit 2).  00h = Indicates a Host Bridge.  01h = Indicates a PCI-to-PCI bridge.	



### 19.1.12 BNUM—Bus Number Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 18–1Ah Attribute: R/W Default Value: 000000h Size: 24 bits

Bit	Description	
23:16	Subordinate Bus Number (SBBN)—R/W. Indicates the highest PCI bus number below the bridge.	
15:8	Secondary Bus Number (SCBN)—R/W. Indicates the bus number the port.	
7:0	Primary Bus Number (PBN)—R/W. Indicates the bus number of the backbone.	

#### 19.1.13 SLT—Secondary Latency Timer (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 1Bh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Secondary Latency Timer—Reserved for a Root Port per the <i>PCI Express* Base Specification</i> .

#### 19.1.14 IOBL—I/O Base and Limit Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 1Ch-1Dh Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description	
15:12	/O Limit Address (IOLA)—R/W. I/O Base bits corresponding to address lines 15:12 or 4-KB alignment. Bits 11:0 are assumed to be padded to FFFh.	
11:8	I/O Limit Address Capability (IOLC) R/O. Indicates that the bridge does not support 32-bit I/O addressing.	
7:4	I/O Base Address (IOBA)—R/W. I/O Base bits corresponding to address lines 15:12 for 4-KB alignment. Bits 11:0 are assumed to be padded to 000h.	
3:0	I/O Base Address Capability (IOBC)—R/O. Indicates that the bridge does not support 32-bit I/O addressing.	



### 19.1.15 SSTS—Secondary Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 1Eh-1Fh Attribute: R/WC Default Value: 0000h Size: 16 bits

Bit	Description		
15	Detected Parity Error (DPE)—R/WC.  0 = No error.  1 = The port received a poisoned TLP.		
14	Received System Error (RSE)—R/WC.  0 = No error.  1 = The port received an ERR_FATAL or ERR_NONFATAL message from the device.		
13	Received Master Abort (RMA)—R/WC.  0 = Unsupported Request not received.  1 = The port received a completion with "Unsupported Request" status from the device.		
12	Received Target Abort (RTA)—R/WC.  0 = Completion Abort not received.  1 = The port received a completion with "Completion Abort" status from the device.		
11	Signaled Target Abort (STA)—R/WC.  0 = Completion Abort not sent.  1 = The port generated a completion with "Completion Abort" status to the device.		
10:9	Secondary DEVSEL# Timing Status (SDTS): Reserved per <i>PCI Express* Base Specification</i> .		
8	Data Parity Error Detected (DPD)—R/WC.  0 = Conditions below did not occur.  1 = Set when the BCTRL.PERE (D28:FO/F1/F2/F3/F4/F5:3E: bit 0) is set, and either of the following two conditions occurs:  • Port receives completion marked poisoned.  • Port poisons a write request to the secondary side.		
7	Secondary Fast Back to Back Capable (SFBC): Reserved per <i>PCI Express* Base Specification</i> .		
	Reserved		
6	Reserved		
6 5	Reserved  Secondary 66 MHz Capable (SC66): Reserved per <i>PCI Express* Base Specification</i> .		



#### 19.1.16 MBL—Memory Base and Limit Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 20h-23h Attribute: R/W Default Value: 0000000h Size: 32 bits

Accesses that are within the ranges specified in this register will be sent to the attached device if CMD.MSE (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7:04:bit 1) is set. Accesses from the attached device that are outside the ranges specified will be forwarded to the backbone if CMD.BME (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7:04:bit 2) is set. The comparison performed is MB  $\geq$  AD[31:20]  $\leq$  ML.

Bit	Description		
31:20	<b>Ilemory Limit (ML)—</b> R/W. These bits are compared with bits 31:20 of the incoming ddress to determine the upper 1-MB aligned value of the range.		
19:16	Reserved		
15:4	Memory Base (MB)—R/W. These bits are compared with bits 31:20 of the incoming address to determine the lower 1-MB aligned value of the range.		
3:0	Reserved		

#### 19.1.17 PMBL—Prefetchable Memory Base and Limit Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 24h–27h Attribute: R/W, RO Default Value: 00010001h Size: 32 bits

Accesses that are within the ranges specified in this register will be sent to the device if CMD.MSE (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7;04, bit 1) is set. Accesses from the device that are outside the ranges specified will be forwarded to the backbone if CMD.BME (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7;04, bit 2) is set. The comparison performed is

 $PMBU32:PMB \ge AD[63:32]:AD[31:20] \le PMLU32:PML.$ 

Bit	Description	
31:20	Prefetchable Memory Limit (PML)—R/W. These bits are compared with bits 31:20 of he incoming address to determine the upper 1-MB aligned value of the range.	
19:16	64-bit Indicator (I64L)—RO. Indicates support for 64-bit addressing	
15:4	<b>Prefetchable Memory Base (PMB)</b> —R/W. These bits are compared with bits 31:20 of the incoming address to determine the lower 1-MB aligned value of the range.	
3:0	64-bit Indicator (I64B)—RO. Indicates support for 64-bit addressing	



## 19.1.18 PMBU32—Prefetchable Memory Base Upper 32 Bits Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 28h-2Bh Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Prefetchable Memory Base Upper Portion (PMBU)—</b> R/W. Upper 32-bits of the prefetchable address base.

## 19.1.19 PMLU32—Prefetchable Memory Limit Upper 32 Bits Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 2Ch-2Fh Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Prefetchable Memory Limit Upper Portion (PMLU)—</b> R/W. Upper 32-bits of the prefetchable address limit.

#### 19.1.20 CAPP—Capabilities List Pointer Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 34h Attribute: R0 Default Value: 40h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> —RO. Indicates that the pointer for the first entry in the capabilities list is at 40h in configuration space.



### 19.1.21 INTR—Interrupt Information Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 3Ch-3Dh Attribute: R/W, RO Default Value: See bit description Size: R/W RO

Function Level Reset: No (Bits 7:0 only)

Bit	Description		
	reset, this regis	(IPIN)—RO. Indicates the interrupt pin driven by the root port. At ter takes on the following values, which reflect the reset state of the in chipset config space:	
	Port	Reset Value	
	1	D28IP.P1IP	
	2	D28IP.P2IP	
15:8	3	D28IP.P3IP	
	4	D28IP.P4IP	
	5	D28IP.P5IP	
	6	D28IP.P6IP	
	7	D28IP.P7IP	
	8	D28IP.P8IP	
	NOTE: The valu	ue that is programmed into D28IP is always reflected in this register.	
7:0	Interrupt Line (ILINE)—R/W. Default = 00h. Software written value to indicate when interrupt line (vector) the interrupt is connected to. No hardware action is taken on register. These bits are not reset by FLR.		



### 19.1.22 BCTRL—Bridge Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 3Eh-3Fh Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description		
15:12	Reserved		
11	Discard Timer SERR# Enable (DTSE): Reserved per <i>PCI Express* Base Specification</i> , Revision 1.0a		
10	Discard Timer Status (DTS): Reserved per <i>PCI Express* Base Specification,</i> Revisio 1.0a.		
9	Secondary Discard Timer (SDT): Reserved per <i>PCI Express* Base Specification</i> , Revision 1.0a.		
8	Primary Discard Timer (PDT): Reserved per <i>PCI Express* Base Specification</i> , Revision 1.0a.		
7	Fast Back to Back Enable (FBE): Reserved per <i>PCI Express* Base Specification</i> , Revision 1.0a.		
6	Secondary Bus Reset (SBR)—R/W. Triggers a hot reset on the PCI Express* port.		
5	Master Abort Mode (MAM): Reserved per Express specification.		
4	VGA 16-Bit Decode (V16)—R/W.  0 = VGA range is enabled.  1 = The I/O aliases of the VGA range (see BCTRL:VE definition below), are not enabled, and only the base I/O ranges can be decoded.		
3	VGA Enable (VE) — R/W.  0 = The ranges below will not be claimed off the backbone by the root port.  1 = The following ranges will be claimed off the backbone by the root port:  • Memory ranges A0000h-BFFFFh  • I/O ranges 3B0h - 3BBh and 3C0h - 3DFh, and all aliases of bits 15:10 in any combination of 1s		
2	ISA Enable (IE)—R/W. This bit only applies to I/O addresses that are enabled by the I/O Base and I/O Limit registers and are in the first 64 KB of PCI I/O space.  0 = The root port will not block any forwarding from the backbone as described below 1 = The root port will block any forwarding from the backbone to the device of I/O transactions addressing the last 768 bytes in each 1-KB block (offsets 100h to 3FFh).		
1	SERR# Enable (SE)—R/W.  0 = The messages described below are not forwarded to the backbone.  1 = ERR_COR, ERR_NONFATAL, and ERR_FATAL messages received are forwarded to the backbone.		
0	Parity Error Response Enable (PERE)—R/W. When set,  0 = Poisoned write TLPs and completions indicating poisoned TLPs will not set the SSTS.DPD (D28:F0/F1/F2/F3/F4/F5/F6/F7:1E, bit 8).  1 = Poisoned write TLPs and completions indicating poisoned TLPs will set the SSTS.DPD (D28:F0/F1/F2/F3/F4/F5/F6/F7:1E, bit 8).		



### 19.1.23 CLIST—Capabilities List Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 40-41h Attribute: RO Default Value: 8010h Size: 16 bits

Bit	Description
15:8	Next Capability (NEXT)—RO. Value of 80h indicates the location of the next pointer.
7:0	Capability ID (CID)—RO. Indicates this is a PCI Express* capability.

#### 19.1.24 XCAP—PCI Express\* Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 42h-43h Attribute: R/WO, RO Default Value: 0042h Size: 16 bits

Bit	Description
15:14	Reserved
13:9	Interrupt Message Number (IMN)—RO. The PCH does not have multiple MSI interrupt numbers.
8	<b>Slot Implemented (SI)</b> —R/WO. Indicates whether the root port is connected to a slot. Slot support is platform specific. BIOS programs this field, and it is maintained until a platform reset.
7:4	Device / Port Type (DT)—RO. Indicates this is a PCI Express* root port.
3:0	Capability Version (CV)—RO. Indicates PCI Express 2.0.



### 19.1.25 DCAP—Device Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 44h–47h Attribute: RO Default Value: 00008000h Size: 32 bits

Bit	Description	
31:28	Reserved	
27:26	Captured Slot Power Limit Scale (CSPS)—RO. Not supported.	
25:18	Captured Slot Power Limit Value (CSPV)—RO. Not supported.	
17:16	Reserved	
15	<b>Role Based Error Reporting (RBER)</b> —RO. Indicates that this device implements the functionality defined in the Error Reporting ECN as required by the PCI Express 2.0 specification.	
14:12	Reserved	
11:9	Endpoint L1 Acceptable Latency (E1AL)—RO. This field is reserved with a setting of 000b for devices other than Endpoints, per the PCI Express 2.0 specification.	
8:6	Endpoint L0s Acceptable Latency (E0AL)—RO. This field is reserved with a setting of 000b for devices other than Endpoints, per the PCI Express 2.0 specification.	
5	<b>Extended Tag Field Supported (ETFS)</b> —RO. Indicates that 8-bit tag fields are supported.	
4:3	Phantom Functions Supported (PFS)—RO. No phantom functions supported.	
2:0	Max Payload Size Supported (MPS)—RO. Indicates the maximum payload size supported is 128B.	



### 19.1.26 DCTL—Device Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 48h-49h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description		
15	Reserved		
14:12	Max Read Request Size (MRRS)—RO. Hardwired to 0.		
11	Enable No Snoop (ENS)—RO. Not supported. The root port will never issue non-snoop requests.		
10	<b>Aux Power PM Enable (APME)</b> —R/W. The OS will set this bit to 1 if the device connected has detected aux power. It has no effect on the root port otherwise.		
9	Phantom Functions Enable (PFE)—RO. Not supported.		
8	Extended Tag Field Enable (ETFE)—RO. Not supported.		
7:5	Max Payload Size (MPS)—R/W. The root port only supports 128-B payloads, regardless of the programming of this field.		
4	Enable Relaxed Ordering (ERO)—RO. Not supported.		
3	Unsupported Request Reporting Enable (URE)—R/W.  0 = The root port will ignore unsupported request errors.  1 = Allows signaling ERR_NONFATAL, ERR_FATAL, or ERR_COR to the Root Control register when detecting an unmasked Unsupported Request (UR). An ERR_COR is signaled when a unmasked Advisory Non-Fatal UR is received. An ERR_FATAL, ERR_or NONFATAL, is sent to the Root Control Register when an uncorrectable non-Advisory UR is received with the severity set by the Uncorrectable Error Severity register.		
2	Fatal Error Reporting Enable (FEE)—R/W.  0 = The root port will ignore fatal errors.  1 = Enables signaling of ERR_FATAL to the Root Control register due to internally detected errors or error messages received across the link. Other bits also contr the full scope of related error reporting.		
1	Non-Fatal Error Reporting Enable (NFE)—R/W.  0 = The root port will ignore non-fatal errors.  1 = Enables signaling of ERR_NONFATAL to the Root Control register due to internally detected errors or error messages received across the link. Other bits also control the full scope of related error reporting.		
0	Correctable Error Reporting Enable (CEE)—R/W.  0 = The root port will ignore correctable errors.  1 = Enables signaling of ERR_CORR to the Root Control register due to internally detected errors or error messages received across the link. Other bits also control the full scope of related error reporting.		



### 19.1.27 DSTS—Device Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 4Ah-4Bh Attribute: R/WC, RO Default Value: 0010h Size: 16 bits

Bit	Description	
15:6	Reserved	
5	<b>Transactions Pending (TDP)</b> —RO. This bit has no meaning for the root port since only one transaction may be pending to the PCH, so a read of this bit cannot occur until it has already returned to 0.	
4	AUX Power Detected (APD)—RO. The root port contains AUX power for wakeup.	
3	<b>Unsupported Request Detected (URD)</b> —R/WC. Indicates an unsupported request was detected.	
2	Fatal Error Detected (FED)—R/WC. Indicates a fatal error was detected.  0 = Fatal has not occurred.  1 = A fatal error occurred from a data link protocol error, link training error, buffer overflow, or malformed TLP.	
1	Non-Fatal Error Detected (NFED)—R/WC. Indicates a non-fatal error was detected.  0 = Non-fatal has not occurred.  1 = A non-fatal error occurred from a poisoned TLP, unexpected completions, unsupported requests, completer abort, or completer timeout.	
0	Correctable Error Detected (CED)—R/WC. Indicates a correctable error was detected.  0 = Correctable has not occurred.  1 = The port received an internal correctable error from receiver errors / framing errors, TLP CRC error, DLLP CRC error, replay num rollover, replay timeout.	

### 19.1.28 LCAP—Link Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 4Ch-4Fh Attribute: R/WO, RO Default Value: See bit description Size: 32 bits

Bit	Description			
	<b>Port Number (PN)</b> —RO. Indicates the port number for the root port. This value is different for each implemented port:			
	Function	Port #	Value of PN Field	
	D28:F0	1	01h	
	D28:F1	2	02h	
31:24	D28:F2	3	03h	
	D28:F3	4	04h	
	D28:F4	5	05h	
	D28:F5	6	06h	
	D28:F6	7	07h	
	D28:F7	8	08h	



Bit	Description				
23:21	Reserved				
20	<b>Link Active Reporting Capable (LARC)</b> —RO. Hardwired to 1 to indicate that this port supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine.				
19:18	Reserved				
17:15	L1 Exit Laten	cy (EL1)—RO. Set to	010b to indicate an exit latency of 2 μs to 4 μs.		
	LOs Exit Late configuration.	ncy (ELO)—RO. Indica	ites as exit latency based upon common-clock		
44.40	LCLT.CCC Value of ELO (these bits)				
14:12	0	MPC.UCEL (D	28:F0/F1/F2/F3:D8h:bits20:18)		
	1	MPC.CCEL (D	28:F0/F1/F2/F3:D8h:bits17:15)		
	NOTE: LCLT.CO	CC is at D28:F0/F1/F2/	F3/F4/F5/F6/F7:50h:bit 6		
		Link PM Support (AP nagement is supported	MS)—R/WO. Indicates what level of active state on the root port.		
	Bits	Definition			
11:10	00b	Neither L0s nor L1 a	Neither L0s nor L1 are supported		
11.10	01b	L0s Entry Supported			
	10b	L1 Entry Supported			
	11b	11b Both L0s and L1 Entry Supported			
	Maximum Link Width (MLW)—RO. For the root ports, several values can be taken, based upon the value of the chipset config register field RPC.PC1 (Chipset Config Registers:Offset 0224h:bits1:0) for Ports 1-4 and RPC.PC2 (Chipset Config Registers:Offset 0224h:bits1:0) for Ports 5 and 6				
	Value of MLW Field				
	Port #	RPC.PC1=00b	RPC.PC1=11b		
	1	01h	04h		
	2	01h	01h		
9:4	3	01h	01h		
	4	01h	01h		
	Port #	RPC.PC2=00b	RPC.PC2=11b		
	5	01h	04h		
	6	01h	01h		
	7	01h	01h		
	8	01h	01h		
3:0	Maximum Lir	nk Speed (MLS)—RO.	Set to 1h to indicate the link speed is 2.5 Gb/s.		



### 19.1.29 LCTL—Link Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 50h-51h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description		
15:10	Reserved		
9	Hardware Autonomous Width Disable – RO. Hardware never attempts to change the link width except when attempting to correct unreliable Link operation.		
8	Reserved		
7	Extended Synch (ES)—R/W.  0 = Extended synch disabled.  1 = Forces extended transmission of FTS ordered sets in FTS and extra TS2 at exit from L1 prior to entering L0.		
	Common Clock Configuration (CCC)—R/W.		
6	0 = The PCH and device are not using a common reference clock. 1 = The PCH and device are operating with a distributed common reference clock.		
5	Retrain Link (RL)—R/W.  0 = This bit always returns 0 when read.  1 = The root port will train its downstream link.  NOTE: Software uses LSTS.LT (D28:F0/F1/F2/F3/F4/F5/F6/F7:52, bit 11) to check the status of training.  NOTE: It is permitted to write 1b to this bit while simultaneously writing modified values to other fields in this register. If the LTSSM is not already in Recovery or Configuration, the resulting Link training must use the modified values. If the LTSSM is already in Recovery or Configuration, the modified values are not required to affect the Link training that is already in progress.		
4	Link Disable (LD)—R/W.  0 = Link enabled.  1 = The root port will disable the link.		
3	<b>Read Completion Boundary Control (RCBC)</b> —RO. Indicates the read completion boundary is 64 bytes.		
2	Reserved		
1:0	Active State Link PM Control (APMC)—R/W. Indicates whether the root port should enter L0s or L1 or both.  Bits Definition  00 Disabled  01 L0s Entry Enabled  10 L1 Entry Enabled  11 L0s and L1 Entry Enabled		



### 19.1.30 LSTS—Link Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 52h-53h Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description			
15:14	Reserved			
13	Data Link Layer Active (DLLA)—RO. Default value is 0b.  0 = Data Link Control and Management State Machine is not in the DL_Active state  1 = Data Link Control and Management State Machine is in the DL_Active state			
12		<b>Slot Clock Configuration (SCC)</b> —RO. Set to 1b to indicate that the PCH uses the same reference clock as on the platform and does not generate its own clock.		
11	0 = Link tr	Link Training (LT)—RO. Default value is 0b.  0 = Link training completed.  1 = Link training is occurring.		
10	Link Trainir	ng Error (LTE)—RO. Not supported. Set value is 0b.		
	<b>Negotiated Link Width (NLW)</b> —RO. This field indicates the negotiated width of the given PCI Express* link. The contents of this NLW field is undefined if the link has not successfully trained.			
	Port #	Possible Values		
	1	000001b, 000010b, 000100b		
	2	000001b		
9:4	3	000001b		
	4	000001b		
	5	000001b, 000010b, 000100b		
	6	000001b		
	7	000001b		
	8	000001b		
	<b>NOTE</b> : 000001b = x1 link width, 000010b = x2 linkwidth, 000100b = x4 linkwidth			
3:0	Link Spee Express* li	<b>d (LS)</b> —RO. This field indicates the negotiated Link speed of the given PCI ink.		
	01h = Link	is 2.5 Gb/s.		



### 19.1.31 SLCAP—Slot Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 54h-57h Attribute: R/WO, RO Default Value: 00040060h Size: 32 bits

Bit	Description	
31:19	Physical Slot Number (PSN)—R/WO. This is a value that is unique to the slot number. BIOS sets this field and it remains set until a platform reset.	
18:17	Reserved.	
16:15	<b>Slot Power Limit Scale (SLS)</b> —R/WO. Specifies the scale used for the slot power limit value. BIOS sets this field and it remains set until a platform reset.	
14:7	Slot Power Limit Value (SLV)—R/WO. Specifies the upper limit (in conjunction with SLS value), on the upper limit on power supplied by the slot. The two values together indicate the amount of power in watts allowed for the slot. BIOS sets this field and it remains set until a platform reset.	
6	Hot Plug Capable (HPC)—R/WO.  1b = Indicates that Hot-Plug is supported.	
5	Hot Plug Surprise (HPS)—R/WO.  1b = Indicates the device may be removed from the slot without prior notification.	
4	Power Indicator Present (PIP)—RO.  0b = Indicates that a power indicator LED is not present for this slot.	
3	Attention Indicator Present (AIP)—RO.  0b = Indicates that an attention indicator LED is not present for this slot.	
2	MRL Sensor Present (MSP)—RO.  0b = Indicates that an MRL sensor is not present.	
1	Power Controller Present (PCP)—RO.  0b = Indicates that a power controller is not implemented for this slot.	
0	Attention Button Present (ABP)—RO.  0b = Indicates that an attention button is not implemented for this slot.	



### 19.1.32 SLCTL—Slot Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 58h-59h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description		
15:13	Reserved		
12	<b>Link Active Changed Enable (LACE)</b> —R/W. When set, this field enables generation of a hot plug interrupt when the Data Link Layer Link Active field (D28:F0/F1/F2/F3/F4/F5/F6/F7:52h:bit 13) is changed.		
11	Reserved		
10	<b>Power Controller Control (PCC)</b> —RO.This bit has no meaning for module based Hot-Plug.		
9:6	Reserved		
5	Hot Plug Interrupt Enable (HPE)—R/W.  0 = Hot plug interrupts based on Hot-Plug events is disabled.  1 = Enables generation of a Hot-Plug interrupt on enabled Hot-Plug events.		
4	Reserved		
3	Presence Detect Changed Enable (PDE)—R/W.  0 = Hot plug interrupts based on presence detect logic changes is disabled.  1 = Enables the generation of a Hot-Plug interrupt or wake message when the presence detect logic changes state.		
2:0	Reserved.		



### 19.1.33 SLSTS—Slot Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 5Ah-5Bh Attribute: R/WC, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:9	Reserved
8	Link Active State Changed (LASC)—R/WC.  1 = This bit is set when the value reported in Data Link Layer Link Active field of the Link Status register (D28:F0/F1/F2/F3/F4/F5/F6/F7:52h:bit 13) is changed. In response to a Data Link Layer State Changed event, software must read Data Link Layer Link Active field of the Link Status register to determine if the link is active before initiating configuration cycles to the hot plugged device.
7	Reserved
6	Presence Detect State (PDS)—RO. If XCAP.SI (D28:F0/F1/F2/F3/F4/F5/F6/F7:42h:bit 8) is set (indicating that this root port spawns a slot), then this bit:  0 = Indicates the slot is empty.  1 = Indicates the slot has a device connected.  Otherwise, if XCAP.SI is cleared, this bit is always set (1).
5	MRL Sensor State (MS)—Reserved as the MRL sensor is not implemented.
4 R	eserved
3	Presence Detect Changed (PDC)—R/WC.  0 = No change in the PDS bit.  1 = The PDS bit changed states.
2	MRL Sensor Changed (MSC)—Reserved as the MRL sensor is not implemented.
1	Power Fault Detected (PFD)—Reserved as a power controller is not implemented.
0	Reserved



### 19.1.34 RCTL—Root Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 5Ch-5Dh Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:4	Reserved
3	PME Interrupt Enable (PIE)—R/W.  0 = Interrupt generation disabled.  1 = Interrupt generation enabled when PCISTS.Inerrupt Status (D28:F0/F1/F2/F3/F4/F5/F6/F7:60h, bit 16) is in a set state (either due to a 0 to 1 transition, or due to this bit being set with RSTS.IS already set).
2	System Error on Fatal Error Enable (SFE)—R/W.  0 = An SERR# will not be generated.  1 = An SERR# will be generated, assuming CMD.SEE (D28:F0/F1/F2/F3/F4/F5/F6/F7:04, bit 8) is set, if a fatal error is reported by any of the devices in the hierarchy of this root port, including fatal errors in this root port.
1	System Error on Non-Fatal Error Enable (SNE)—R/W.  0 = An SERR# will not be generated.  1 = An SERR# will be generated, assuming CMD.SEE (D28:F0/F1/F2/F3/F4/F5/F6/F7:04, bit 8) is set, if a non-fatal error is reported by any of the devices in the hierarchy of this root port, including non-fatal errors in this root port.
0	System Error on Correctable Error Enable (SCE)—R/W.  0 = An SERR# will not be generated.  1 = An SERR# will be generated, assuming CMD.SEE (D28:F0/F1/F2/F3/F4/F5/F6/F7:04, bit 8) if a correctable error is reported by any of the devices in the hierarchy of this root port, including correctable errors in this root port.

### 19.1.35 RSTS—Root Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 60h-63h Attribute: R/WC, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:18	Reserved
17	PME Pending (PP)—RO.  0 = When the original PME is cleared by software, it will be set again, the requestor ID will be updated, and this bit will be cleared.  1 = Indicates another PME is pending when the PME status bit is set.
16	PME Status (PS)—R/WC.  0 = PME was not asserted.  1 = Indicates that PME was asserted by the requestor ID in RID. Subsequent PMEs are kept pending until this bit is cleared.
15:0	PME Requestor ID (RID)—RO. Indicates the PCI requestor ID of the last PME requestor. Valid only when PS is set.



### 19.1.36 DCAP2—Device Capabilities 2 Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 64h-67h Attribute: RO Default Value: 00000016h Size: 32 bits

Bit	Description
31:5	Reserved
4	Completion Timeout Disable Supported (CTDS)—RO. A value of 1b indicates support for the Completion Timeout Disable mechanism.
3:0	Completion Timeout Ranges Supported (CTRS) – RO. This field indicates device support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the Completion Timeout value. This field is hardwired to support 10 ms to 250 ms and 250 ms to 4 s.

### 19.1.37 DCTL2—Device Control 2 Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 68h-69h Attribute: RO, R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:5	Reserved
	Completion Timeout Disable (CTD)—RW. When set to 1b, this bit
	disables the Completion Timeout mechanism.
4	If there are outstanding requests when the bit is cleared, it is permitted but not required for hardware to apply the completion timeout mechanism to the outstanding requests. If this is done, it is permitted to base the start time for each request on either the time this bit was cleared or the time each request was issued.
	Completion Timeout Value (CTV)—RW. This field allows system software
	to modify the Completion Timeout value.
	0000b Default range: 40-50 ms (spec range 50 us to 50 ms)
	0101b: 40-50 ms (spec range is 16 ms to 55 ms)
3:0	0110b: 160-170 ms (spec range is 65 ms to 210 ms)
	1001b: 400-500 ms (spec range is 260 ms to 900 ms)
	1010b: 1.6-1.7 s (spec range is 1 s to 3.5 s)
	All other values are Reserved.
	<b>NOTE</b> : Software is permitted to change the value in this field at any time. For requests already pending when the Completion Timeout Value is changed, hardware is permitted to use either the new or the old value for the outstanding requests, and is permitted to base the start time for each request either on when this value was changed or on when each request w as issued.



#### 19.1.38 LCTL2—Link Control 2 Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 70h-71h Attribute: RO Default Value: 0001h Size: 16 bits

Bit	Description
15:4	Reserved
3:0	Target Link Speed (TLS)— RO. This field sets an upper limit on Link operational speed by restricting the values advertised by the upstream component in its training sequences.
	0001b: 2.5 GT/s Target Link Speed All other values reserved

#### 19.1.39 MID—Message Signaled Interrupt Identifiers Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 80h-81h Attribute: RO
Default Value: 9005h Size: 16 bits

Bit	Description
15:8	<b>Next Pointer (NEXT)</b> —RO. Indicates the location of the next pointer in the list.
7:0	Capability ID (CID)—RO. Capabilities ID indicates MSI.

### 19.1.40 MC—Message Signaled Interrupt Message Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 82–83h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:8	Reserved
7	64 Bit Address Capable (C64)—RO. Capable of generating a 32-bit message only.
6:4	Multiple Message Enable (MME)—R/W. These bits are R/W for software compatibility, but only one message is ever sent by the root port.
3:1	Multiple Message Capable (MMC)—RO. Only one message is required.
0	MSI Enable (MSIE)—R/W.  0 = MSI is disabled.  1 = MSI is enabled and traditional interrupt pins are not used to generate interrupts.  NOTE: CMD.BME (D28:F0/F1/F2/F3/F4/F5/F6/F7:04h:bit 2) must be set for an MSI to be generated. If CMD.BME is cleared, and this bit is set, no interrupts (not even pin based) are generated.



#### 19.1.41 MA—Message Signaled Interrupt Message Address Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 84h-87h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:2	Address (ADDR)—R/W. Lower 32 bits of the system specified message address, always DW aligned.
1:0	Reserved

#### 19.1.42 MD—Message Signaled Interrupt Message Data Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 88h-89h Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Data (DATA)</b> —R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word (PCI AD[15:0]) during the data phase of the MSI memory write transaction.

#### 19.1.43 SVCAP—Subsystem Vendor Capability Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 90h–91h Attribute: RO Default Value: A00Dh Size: 16 bits

Bit	Description
15:8	Next Capability (NEXT)—RO. Indicates the location of the next pointer in the list.
7:0	Capability Identifier (CID)—RO. Value of 0Dh indicates this is a PCI bridge subsystem vendor capability.

#### 19.1.44 SVID—Subsystem Vendor Identification Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 94h-97h Attribute: R/WO Default Value: 00000000h Size: 32 bits

Bit	Description
31:16	<b>Subsystem Identifier (SID)</b> —R/WO. Indicates the subsystem as identified by the vendor. This field is write once and is locked down until a bridge reset occurs (not the PCI bus reset).
15:0	<b>Subsystem Vendor Identifier (SVID)</b> —R/WO. Indicates the manufacturer of the subsystem. This field is write once and is locked down until a bridge reset occurs (not the PCI bus reset).



### 19.1.45 PMCAP—Power Management Capability Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: A0h-A1h Attribute: RO Default Value: 0001h Size: 16 bits

Bit	Description
15:8	Next Capability (NEXT)—RO. Indicates this is the last item in the list.
7:0	Capability Identifier (CID)—RO. Value of 01h indicates this is a PCI power management capability.

### 19.1.46 PMC—PCI Power Management Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: A2h-A3h Attribute: RO Default Value: C802h Size: 16 bits

Bit	Description
15:11	<b>PME_Support (PMES)</b> —RO. Indicates PME# is supported for states D0, D3 <sub>HOT</sub> and D3 <sub>COLD</sub> . The root port does not generate PME#, but reporting that it does is necessary for some legacy operating systems to enable PME# in devices connected behind this root port.
10	D2_Support (D2S)—RO. The D2 state is not supported.
9	D1_Support (D1S)—RO The D1 state is not supported.
8:6	<b>Aux_Current (AC)</b> —RO. Reports 375 mA maximum suspend well current required when in the D3 <sub>COLD</sub> state.
5	Device Specific Initialization (DSI)—RO.  1 = Indicates that no device-specific initialization is required.
4	Reserved
3	PME Clock (PMEC)—RO.  1 = Indicates that PCI clock is not required to generate PME#.
2:0	<b>Version (VS)</b> —RO. Indicates support for <i>Revision 1.1 of the PCI Power Management Specification</i> .



### 19.1.47 PMCS—PCI Power Management Control and Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: A4h-A7h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:24	Reserved
23	Bus Power / Clock Control Enable (BPCE)—Reserved per PCI Express* Base Specification, Revision 1.0a.
22	B2/B3 Support (B23S)—Reserved per PCI Express* Base Specification, Revision 1.0a.
21:16	Reserved
4.5	PME Status (PMES)—RO.
15	1 = Indicates a PME was received on the downstream link.
14:9	Reserved
8	PME Enable (PMEE)—R/W.  1 = Indicates PME is enabled. The root port takes no action on this bit, but it must be R/W for some legacy operating systems to enable PME# on devices connected to this root port.  This bit is sticky and resides in the resume well. The reset for this bit is RSMRST# which is not asserted during a warm reset.
7:2	Reserved
1:0	Power State (PS)—R/W. This field is used both to determine the current power state of the root port and to set a new power state. The values are:  00 = D0 state  11 = D3 <sub>HOT</sub> state  NOTE: When in the D3 <sub>HOT</sub> state, the controller's configuration space is available, but
	NOTE: When in the D3 <sub>HOT</sub> state, the controller's configuration space is available, but the I/O and memory spaces are not. Type 1 configuration cycles are also not accepted. Interrupts are not required to be blocked as software will disable interrupts prior to placing the port into D3 <sub>HOT</sub> . If software attempts to write a '10' or '01' to these bits, the write will be ignored.



### 19.1.48 MPC2—Miscellaneous Port Configuration Register 2 (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: D4h-D7h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:6	Reserved
5	PCIe 2.0 Compliance Mode Enable (PCME)—R/W.  0 = Compliance mode is disabled.  1 = With proper termination PCH PCIe ports will transmit compliance pattern.  Note: This bit should only be set when testing for electrical compliance specified by the PCI SIG. This bit should not be set during normal system operations.
4	ASPM Control Override Enable (ASPMCOEN)—RW.  1 = PCIe will use the values in the ASPM Control Override registers  0 = PCIe will use the ASPM Registers in the Link Control register.  NOTES:This register allows BIOS to control the PCIe ASPM settings instead of the OS.
3:2	ASPM Control Override (ASPMO)—RW. Provides BIOS control of whether PCIe should enter L0s or L1 or both.  00 = Disabled  01 = L0s Entry Enabled  10 = L1 Entry Enabled  11 = L0s and L1 Entry Enabled.
1	EOI Forwarding Disable (EOIFD)—R/W. When set, EOI messages are not claimed on the backbone by this port an will not be forwarded across the PCIe link.  0 = Broadcast EOI messages that are sent on the backbone are claimed by this port and forwarded across the PCIe link.  1 = Broadcast EOI messages are not claimed on the backbone by this port and will not be forwarded across the PCIe Link.
0	L1 Completion Timeout Mode (LICTM)—R/W.  0 = PCI Express Specification Compliant. Completion timeout is disabled during software initiated L1, and enabled during ASPM initiate L1.  1 = Completion timeout is enabled during L1, regardless of how L1 entry was initiated.



### 19.1.49 MPC—Miscellaneous Port Configuration Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: D8h-DBh Attribute: R/W, RO Default Value: 08110000h Size: 32 bits

Bit	Description
31	Power Management SCI Enable (PMCE)—R/W.  0 = SCI generation based on a power management event is disabled.  1 = Enables the root port to generate SCI whenever a power management event is detected.
30	Hot Plug SCI Enable (HPCE)—R/W.  0 = SCI generation based on a Hot-Plug event is disabled.  1 = Enables the root port to generate SCI whenever a Hot-Plug event is detected.
29	Link Hold Off (LHO)—R/W.  1 = Port will not take any TLP. This is used during loopback mode to fill up the downstream queue.
28	Address Translator Enable (ATE)—R/W. This bit is used to enable address translation using the AT bits in this register during loopback mode.  0 = Disable 1 = Enable
27	Lane Reversal (LR)—R/O.  This register reads the setting of the PCIELR1 Soft Strap.  0 = PCI Express Lanes 0-3 are reversed.  1 = No Lane reversal (default).  NOTE: The port configuration straps must be set such that Port 1 or Port 5 is configured as a x4 port using lanes 0-3, or 4-7 when Lane Reversal is enabled. x2 lane reversal is not supported.  NOTE: This register is only valid on port 1 (for ports 1-4) or port 5 (for ports 5-8).
26	Invalid Receive Bus Number Check Enable (IRBNCE)—R/W. When set, the receive transaction layer will signal an error if the bus number of a Memory request does not fall within the range between SCBN and SBBN. If this check is enabled and the request is a memory write, it is treated as an Unsupported Request. If this check is enabled and the request is a non-posted memory read request, the request is considered a Malformed TLP and a fatal error.  Messages, I/O, Config, and Completions are never checked for valid bus number.
25	Invalid Receive Range Check Enable (IRRCE)—R/W. When set, the receive transaction layer will treat the TLP as an Unsupported Request error if the address range of a Memory request does not outside the range between prefetchable and non-prefetchable base and limit.  Messages, I/O, Configuration, and Completions are never checked for valid address ranges.
24	BME Receive Check Enable (BMERCE)—R/W. When set, the receive transaction layer will treat the TLP as an Unsupported Request error if a memory read or write request is received and the Bus Master Enable bit is not set.  Messages, IO, Config, and Completions are never checked for BME.
23	Reserved



Bit	Description
Bit	-
22	Detect Override (FORCEDET)—R/W.  0 = Normal operation. Detected output from AFE is sampled for presence detection.  1 = Override mode. Ignores AFE detect output and link training proceeds as if a device were detected.
21	Flow Control During L1 Entry (FCDL1E)—R/W.  0 = No flow control update DLLPs sent during L1 Ack transmission.  1 = Flow control update DLLPs sent during L1 Ack transmission as required to meet the 30 μs periodic flow control update.
20:18	Unique Clock Exit Latency (UCEL)—R/W. This value represents the L0s Exit Latency for unique-clock configurations (LCTL.CCC = 0) (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 50h:bit 6). It defaults to 512 ns to less than 1 µs, but may be overridden by BIOS.
17:15	Common Clock Exit Latency (CCEL)—R/W. This value represents the L0s Exit Latency for common-clock configurations (LCTL.CCC = 1) (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 50h:bit 6). It defaults to 128 ns to less than 256 ns, but may be overridden by BIOS.
14:8	Reserved
	Port I/OxApic Enable (PAE)—R/W.  0 = Hole is disabled.  1 = A range is opened through the bridge for the following memory addresses:
	Port # Address
	1 FEC1_0000h - FEC1_7FFFh
	2 FEC1_8000h - FEC1_FFFFh
7	3 FEC2_0000h - FEC2_7FFFh
	4 FEC2_8000h - FEC2_FFFFh
	5 FEC3_0000h - FEC3_7FFFh
	6 FEC3_8000h - FEC3_FFFFh
	7 FEC4_0000h - FEC4_7FFFh
	8 FEC4_8000h – FEC4_FFFFh
6:3	Reserved
2	Bridge Type (BT)—RO. This register can be used to modify the Base Class and Header Type fields from the default P2P bridge to a Host Bridge. Having the root port appear as a Host Bridge is useful in some server configurations.  0 = The root port bridge type is a P2P Bridge, Header Sub-Class = 04h, and Header Type = Type 1.  1 = The root port bridge type is a P2P Bridge, Header Sub-Class = 00h, and Header Type = Type 0.
1	Hot Plug SMI Enable (HPME)—R/W.  0 = SMI generation based on a Hot-Plug event is disabled.  1 = Enables the root port to generate SMI whenever a Hot-Plug event is detected.
0	Power Management SMI Enable (PMME)—R/W.  0 = SMI generation based on a power management event is disabled.  1 = Enables the root port to generate SMI whenever a power management event is detected.



### 19.1.50 SMSCS—SMI/SCI Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: DCh-DFh Attribute: R/WC Default Value: 00000000h Size: 32 bits

Bit	Description
31	Power Management SCI Status (PMCS)—R/WC.
	1 = PME control logic needs to generate an interrupt, and this interrupt has been routed to generate an SCI.
	Hot Plug SCI Status (HPCS)—R/WC.
30	1 = Hot-Plug controller needs to generate an interrupt, and has this interrupt been routed to generate an SCI.
29:5	Reserved
	Hot Plug Link Active State Changed SMI Status (HPLAS)—R/WC.
4	1 = SLSTS.LASC (D28:F0/F1/F2/F3/F4/F5/F6/F7:5A, bit 8) transitioned from 0-to-1, and MPC.HPME (D28:F0/F1/F2/F3/F4/F5/F6/F7:D8, bit 1) is set. When this bit is set, an SMI# will be generated.
3:2	Reserved
	Hot Plug Presence Detect SMI Status (HPPDM)—R/WC.
1	1 = SLSTS.PDC (D28:F0/F1/F2/F3/F4/F5/F6/F7:5A, bit 3) transitioned from 0-to-1, and MPC.HPME (D28:F0/F1/F2/F3/F4/F5/F6/F7:D8, bit 1) is set. When this bit is set, an SMI# will be generated.
0	Power Management SMI Status (PMMS)—R/WC.
	1 = RSTS.PS (D28:F0/F1/F2/F3/F4/F5/F6/F7:60, bit 16) transitioned from 0-to-1, and MPC.PMME (D28:F0/F1/F2/F3/F4/F5/F6/F7:D8, bit 1) is set.



### 19.1.51 RPDCGEN—Root Port Dynamic Clock Gating Enable (PCI Express-D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: E1h Attribute: R/W Default Value: 00h Size: 8-bits

Bits	Description
7:4	Reserved. RO
3	Shared Resource Dynamic Link Clock Gating Enable (SRDLCGEN)—RW.  0 = Disables dynamic clock gating of the shared resource link clock domain.  1 = Enables dynamic clock gating on the root port shared resource link clock domain.  Only the value from Port 1 is used for ports 1–4. Only the value from Port 5 is used for ports 5-8.
2	Shared Resource Dynamic Backbone Clock Gate Enable (SRDBCGEN)—RW.  0 = Disables dynamic clock gating of the shared resource backbone clock domain.  1 = Enables dynamic clock gating on the root port shared resource backbone clock domain.  Only the value from Port 1 is used for ports 1–4. Only the value from Port 5 is used for ports 5-8.
1	Root Port Dynamic Link Clock Gate Enable (RPDLCGEN)—RW.  0 = Disables dynamic clock gating of the root port link clock domain.  1 = Enables dynamic clock gating on the root port link clock domain.
0	Root Port Dynamic Backbone Clock Gate Enable (RPDBCGEN)—RW.  0 = Disables dynamic clock gating of the root port backbone clock domain.  1 = Enables dynamic clock gating on the root port backbone clock domain.

### 19.1.52 PECR1—PCI Express\* Configuration Register 1 (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: E8h-EBh Attribute: R/W Default Value: 00000020h Size: 32 bits

Bit	Description
31:2	Reserved
1	PECR1 Field 2—R/W. BIOS may set this bit to 1.
0 R	eserved.



### 19.1.53 UES—Uncorrectable Error Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

This register maintains its state through a platform reset. It loses its state upon suspend.

Bit	Description
31:21	Reserved
20	Unsupported Request Error Status (URE)—R/WC. Indicates an unsupported request was received.
19	ECRC Error Status (EE)—RO. ECRC is not supported.
18	Malformed TLP Status (MT)—R/WC. Indicates a malformed TLP was received.
17	Receiver Overflow Status (RO)—R/WC. Indicates a receiver overflow occurred.
16	<b>Unexpected Completion Status (UC)</b> —R/WC. Indicates an unexpected completion was received.
15	<b>Completion Abort Status (CA)</b> —R/WC. Indicates a completer abort was received.
14	<b>Completion Timeout Status (CT)</b> —R/WC. Indicates a completion timed out. This bit is set if Completion Timeout is enabled and a completion is not returned within the time specified by the Completion TImeout Value
13	Flow Control Protocol Error Status (FCPE)—RO. Flow Control Protocol Errors not supported.
12	Poisoned TLP Status (PT)—R/WC. Indicates a poisoned TLP was received.
11:5	Reserved
4	<b>Data Link Protocol Error Status (DLPE)</b> —R/WC. Indicates a data link protocol error occurred.
3:1	Reserved
0	Training Error Status (TE)—RO. Training Errors not supported.



### 19.1.54 UEM—Uncorrectable Error Mask (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 108h-10Bh Attribute: R/WO, RO Default Value: 00000000h Size: 32 bits

When set, the corresponding error in the UES register is masked, and the logged error will cause no action. When cleared, the corresponding error is enabled.

Bit	Description
	Description
31:21	Reserved
20	Unsupported Request Error Mask (URE)—R/WO.  0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled.  1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
19	ECRC Error Mask (EE)—RO. ECRC is not supported.
18	Malformed TLP Mask (MT)—R/WO.  0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled.  1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
17	Receiver Overflow Mask (RO)—R/WO.  0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled.  1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
16	Unexpected Completion Mask (UC)—R/WO.  0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled.  1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
15	Completion Abort Mask (CA)—R/WO.  0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled.  1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
14	Completion Timeout Mask (CT)—R/WO.  0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled.  1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
13	Flow Control Protocol Error Mask (FCPE)—RO. Flow Control Protocol Errors not supported.
12	Poisoned TLP Mask (PT)—R/WO.  0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled.  1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
11:5	Reserved



Bit	Description
4	Data Link Protocol Error Mask (DLPE)—R/WO.  0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled.  1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
3:1	Reserved
0	Training Error Mask (TE)—RO. Training Errors not supported

# 19.1.55 UEV—Uncorrectable Error Severity (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 10Ch-10Fh Attribute: RO, R/W Default Value: 00060011h Size: 32 bits

Bit	Description
31:21	Reserved
20	Unsupported Request Error Severity (URE)—R/W.  0 = Error considered non-fatal. (Default)  1 = Error is fatal.
19	ECRC Error Severity (EE)—RO. ECRC is not supported.
18	Malformed TLP Severity (MT)—R/W.  0 = Error considered non-fatal.  1 = Error is fatal. (Default)
17	Receiver Overflow Severity (RO)—R/W.  0 = Error considered non-fatal.  1 = Error is fatal. (Default)
16	Reserved
15	Completion Abort Severity (CA)—R/W.  0 = Error considered non-fatal. (Default)  1 = Error is fatal.
14	Reserved
13	Flow Control Protocol Error Severity (FCPE)—RO. Flow Control Protocol Errors not supported.
12	Poisoned TLP Severity (PT)—R/W.  0 = Error considered non-fatal. (Default)  1 = Error is fatal.
11:5	Reserved
4	Data Link Protocol Error Severity (DLPE)—R/W.  0 = Error considered non-fatal.  1 = Error is fatal. (Default)
3:1	Reserved
0	Training Error Severity (TE)—R/W. TE is not supported.



### 19.1.56 CES—Correctable Error Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 110h-113h Attribute: R/WC Default Value: 00000000h Size: 32 bits

Bit	Description	
31:14	Reserved	
13	Advisory Non-Fatal Error Status (ANFES)—R/WC.  0 = Advisory Non-Fatal Error did not occur.  1 = Advisory Non-Fatal Error did occur.	
12	Replay Timer Timeout Status (RTT)—R/WC. Indicates the replay timer timed out.	
11:9	Reserved	
8	<b>Replay Number Rollover Status (RNR)—</b> R/WC. Indicates the replay number rolled over.	
7	Bad DLLP Status (BD)—R/WC. Indicates a bad DLLP was received.	
6	Bad TLP Status (BT)—R/WC. Indicates a bad TLP was received.	
5:1	Reserved	
0	Receiver Error Status (RE)—R/WC. Indicates a receiver error occurred.	

### 19.1.57 CEM—Correctable Error Mask Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 114h-117h Attribute: R/WO Default Value: 00002000h Size: 32 bits

When set, the corresponding error in the CES register is masked, and the logged error will cause no action. When cleared, the corresponding error is enabled.

Bit	Description			
31:14	Reserved			
	Advisory Non-Fatal Error Mask (ANFEM)—R/WO.			
13	<ul> <li>0 = Does not mask Advisory Non-Fatal errors.</li> <li>1 = Masks Advisory Non-Fatal errors from (a) signaling ERR_COR to the device control register and (b) updating the Uncorrectable Error Status register.</li> </ul>			
	This register is set by default to enable compatibility with software that does not comprehend Role-Based Error Reporting.			
	<b>NOTE</b> : The correctable error detected bit in device status register is set whenever the Advisory Non-Fatal error is detected, independent of this mask bit.			
12	Replay Timer Timeout Mask (RTT)—R/WO. Mask for replay timer timeout.			
11:9	Reserved			
8	Replay Number Rollover Mask (RNR)—R/WO. Mask for replay number rollover.			
7	Bad DLLP Mask (BD)—R/WO. Mask for bad DLLP reception.			
6	Bad TLP Mask (BT)—R/WO. Mask for bad TLP reception.			
5:1	Reserved			
0	Receiver Error Mask (RE)—R/WO. Mask for receiver errors.			



### 19.1.58 AECC—Advanced Error Capabilities and Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 118h-11Bh Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:9	Reserved
8	ECRC Check Enable (ECE)—RO. ECRC is not supported.
7	ECRC Check Capable (ECC)—RO. ECRC is not supported.
6	ECRC Generation Enable (EGE)—RO. ECRC is not supported.
5	ECRC Generation Capable (EGC)—RO. ECRC is not supported.
4:0	First Error Pointer (FEP)—RO. Identifies the bit position of the last error reported in the Uncorrectable Error Status Register.

# 19.1.59 RES—Root Error Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 130h-133h Attribute: R/WC, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:27	Advanced Error Interrupt Message Number (AEMN)—RO. There is only one error interrupt allocated.
26:7	Reserved
6	Fatal Error Messages Received (FEMR)—RO. Set when one or more Fatal Uncorrectable Error Messages have been received.
5	Non-Fatal Error Messages Received (NFEMR)— RO. Set when one or more Non-Fatal Uncorrectable error messages have been received
4	<b>First Uncorrectable Fatal (FUF)</b> — RO. Set when the first Uncorrectable Error message received is for a fatal error.
3	Multiple ERR_FATAL/NONFATAL Received (MENR)—RO. For the PCH, only one error will be captured.
2	ERR_FATAL/NONFATAL Received (ENR)—R/WC.  0 = No error message received.  1 = Either a fatal or a non-fatal error message is received.
1	Multiple ERR_COR Received (MCR)—RO. For the PCH, only one error will be captured.
0	ERR_COR Received (CR)—R/WC.  0 = No error message received.  1 = A correctable error message is received.



### 19.1.60 PECR2—PCI Express\* Configuration Register 2 (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 300-303h Attribute: R/W Default Value: 60005007h Size: 32 bits

Bit	Description
31:20	Reserved
21	PECR2 Field 1—R/W. BIOS must set this bit to 1b.
20:0	Reserved

# 19.1.61 PEETM—PCI Express\* Extended Test Mode Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 324h Attribute: RO Default Value: See Description Size: 8 bits

Bit	Description			
7:3	Reserved			
2	Scrambler Bypass Mode (BAU)—R/W.  0 = Normal operation. Scrambler and descrambler are used.  1 = Bypasses the data scrambler in the transmit direction and the data de-scrambler in the receive direction.  NOTE: This functionality intended for debug/testing only.  NOTE: If bypassing scrambler with the PCH root port 1 in x4 configuration, each PCH root port must have this bit set.			
1:0	Reserved			

#### 19.1.62 PEC1—PCI Express\* Configuration Register 1 (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 330 Attribute: RO, R/W Default Value: 14000016h Size: 32 bits

Bit	Description
31:8	Reserved
7:0	PEC1 Field 1—R/W. BIOS must program this field to 40h.

§ §



#### 20 High Precision Event Timer Registers

The timer registers are memory-mapped in a non-indexed scheme. This allows the processor to directly access each register without having to use an index register. The timer register space is 1024 bytes. The registers are generally aligned on 64-bit boundaries to simplify implementation with IA64 processors. There are four possible memory address ranges beginning at 1) FED0\_0000h, 2) FED0\_1000h, 3) FED0\_2000h, 4) FED0\_3000h. The choice of address range will be selected by configuration bits in the High Precision Timer Configuration Register (Chipset Config Registers:Offset 3404h).

#### Behavioral Rules:

- 1. Software must not attempt to read or write across register boundaries. For example, a 32-bit access should be to offset x0h, x4h, x8h, or xCh. 32-bit accesses should not be to 01h, 02h, 03h, 05h, 06h, 07h, 09h, 0Ah, 0Bh, 0Dh, 0Eh, or 0Fh. Any accesses to these offsets will result in an unexpected behavior, and may result in a master abort. However, these accesses should not result in system hangs. 64-bit accesses can only be to x0h and must not cross 64-bit boundaries.
- 2. Software should not write to read-only registers.
- 3. Software should not expect any particular or consistent value when reading reserved registers or bits.

#### 20.1 Memory Mapped Registers

Table 20-1. Memory-Mapped Registers (Sheet 1 of 2)

Offset	Mnemonic	Register	Default	Туре
000-007h	GCAP_ID	General Capabilities and Identification	0429B17F8 086A701h	RO
008-00Fh	_	Reserved	_	_
010-017h	GEN_CONF	General Configuration	00000000 00000000h	R/W
018-01Fh	_	Reserved	_	_
020-027h	GINTR_STA	General Interrupt Status	00000000 00000000h	R/WC, R/ W
028-0EFh	_	Reserved	_	_
0F0-0F7h	MAIN_CNT	Main Counter Value	N/A	R/W
0F8-0FFh	_	Reserved	_	_
100-107h	TIM0_CONF	Timer 0 Configuration and Capabilities	N/A	R/W, RO
108-10Fh	TIM0_COMP	Timer 0 Comparator Value	N/A	R/W
110-11Fh	_	Reserved	_	_
120-127h	TIM1_CONF	Timer 1 Configuration and Capabilities	N/A	R/W, RO
128-12Fh	TIM1_COMP	Timer 1 Comparator Value	N/A	R/W



Table 20-1. Memory-Mapped Registers (Sheet 2 of 2)

Offset	Mnemonic	Register	Default	Type
130-13Fh	_	Reserved	_	_
140-147h	TIM2_CONF	Timer 2 Configuration and Capabilities	N/A	R/W, RO
148-14Fh	TIM2_COMP	Timer 2 Comparator Value	N/A	R/W
150-15Fh	_	Reserved	_	_
160-167h	TIM3_CONG	Timer 3 Configuration and Capabilities	N/A	R/W, RO
168-16Fh	TIM3_COMP	Timer 3 Comparator Value	N/A	R/W
180-187h	TIM4_CONG	Timer 4 Configuration and Capabilities	N/A	R/W, RO
188-18Fh	TIM4_COMP	Timer 4 Comparator Value	N/A	R/W
190-19Fh —		Reserved	_	_
1A0-1A7h	TIM5_CONG	Timer 5 Configuration and Capabilities	N/A	R/W, RO
1A8-1AFh	TIM5_COMP	Timer 5 Comparator Value	N/A	R/W
1B0-1BFh —		Reserved	_	_
1C0-1C7h	TIM6_CONG	Timer 6 Configuration and Capabilities	N/A	R/W, RO
1C8-1CFh	TIM6_COMP	Timer 6 Comparator Value	N/A	R/W
1D0-1DFh —		Reserved	_	_
1E0-1E7h	TIM7_CONG	Timer 7 Configuration and Capabilities	N/A	R/W, RO
1E8-1EFh	TIM7_COMP	Timer 7 Comparator Value	N/A	R/W
1F0-19Fh —		Reserved	_	_
200-3FFh —		Reserved	_	_

#### NOTES:

- 1. Reads to reserved registers or bits will return a value of 0.
- 2. Software must not attempt locks to the memory-mapped I/O ranges for High Precision Event Timers. If attempted, the lock is not honored, which means potential deadlock conditions may occur.



#### 20.1.1 GCAP\_ID—General Capabilities and Identification Register

Address Offset: 00h Attribute: RO Default Value: 0429B17F8086A701h Size: 64 bits

Bit	Description	
63:32	Main Counter Tick Period (COUNTER_CLK_PER_CAP)—RO. This field indicates the period at which the counter increments in femptoseconds (10^-15 seconds). This will return 0429B17F when read. This indicates a period of 69841279 fs (69.841279 ns).	
31:16	<b>Vendor ID Capability (VENDOR_ID_CAP)</b> —RO. This is a 16-bit value assigned to Intel.	
15	<b>Legacy Replacement Rout Capable (LEG_RT_CAP)</b> —RO. Hardwired to 1. Legacy Replacement Interrupt Rout option is supported.	
14	Reserved. This bit returns 0 when read.	
13	Counter Size Capability (COUNT_SIZE_CAP)—RO. Hardwired to 1. Counter is 64-bit wide.	
12:8	Number of Timer Capability (NUM_TIM_CAP)—RO. This field indicates the number of timers in this block.  07h = Eight timers.	
7:0	<b>Revision Identification (REV_ID)</b> —RO. This indicates which revision of the function is implemented. Default value will be 01h.	

#### 20.1.2 **GEN\_CONF—General Configuration Register**

Address Offset: 010h Attribute: R/W Default Value: 00000000 0000000h Size: 64 bits

	Bit	Description		
(	63:2	Reserved. These bits return 0 when read.		
	1	<ul> <li>Legacy Replacement Rout (LEG_RT_CNF)—R/W. If the ENABLE_CNF bit and the LEG_RT_CNF bit are both set, then the interrupts will be routed as follows:</li> <li>Timer 0 is routed to IRQ0 in 8259 or IRQ2 in the I/O APIC</li> <li>Timer 1 is routed to IRQ8 in 8259 or IRQ8 in the I/O APIC</li> <li>Timer 2-n is routed as per the routing in the timer n config registers.</li> <li>If the Legacy Replacement Rout bit is set, the individual routing bits for Timers 0 and 1 (APIC) will have no impact.</li> <li>If the Legacy Replacement Rout bit is not set, the individual routing bits for each of the timers are used.</li> <li>This bit will default to 0. BIOS can set it to 1 to enable the legacy replacement routing, or 0 to disable the legacy replacement routing.</li> </ul>		
	0	Overall Enable (ENABLE_CNF)—R/W. This bit must be set to enable any of the timers to generate interrupts. If this bit is 0, then the main counter will halt (will not increment) and no interrupts will be caused by any of these timers. For level-triggered interrupts, if an interrupt is pending when the ENABLE_CNF bit is changed from 1 to 0, the interrupt status indications (in the various Txx_INT_STS bits) will not be cleared. Software must write to the Txx_INT_STS bits to clear the interrupts.  NOTE: This bit will default to 0. BIOS can set it to 1 or 0.		



#### 20.1.3 GINTR\_STA—General Interrupt Status Register

Address Offset: 020h Attribute: R/W, R/WC Default Value: 00000000 0000000h Size: 64 bits

Bit	Description	
63:8	Reserved. These bits will return 0 when read.	
7	Timer 7Interrupt Active (T07_INT_STS)—R/W. Same functionality as Timer 0.	
6	Timer 6Interrupt Active (T06_INT_STS)—R/W. Same functionality as Timer 0.	
5	Timer 5Interrupt Active (T05_INT_STS)—R/W. Same functionality as Timer 0.	
4	Timer 4Interrupt Active (T04_INT_STS)—R/W. Same functionality as Timer 0.	
3	Timer 3Interrupt Active (T03_INT_STS)—R/W. Same functionality as Timer 0.	
2	Timer 2 Interrupt Active (T02_INT_STS)—R/W. Same functionality as Timer 0.	
1	Timer 1 Interrupt Active (T01_INT_STS)—R/W. Same functionality as Timer 0.	
0	Timer O Interrupt Active (TOO_INT_STS)—R/WC. The functionality of this bit depends on whether the edge or level-triggered mode is used for this timer. (default = 0)  If set to level-triggered mode:  This bit will be set by hardware if the corresponding timer interrupt is active. Once the bit is set, it can be cleared by software writing a 1 to the same bit position. Writes of 0 to this bit will have no effect.  If set to edge-triggered mode:  This bit should be ignored by software. Software should always write 0 to this bit.	
	NOTE: Defaults to 0. In edge triggered mode, this bit will always read as 0 and writes will have no effect.	



#### 20.1.4 MAIN\_CNT—Main Counter Value Register

Address Offset: 0F0h Attribute: R/W Default Value: N/A Size: 64 bits

Bit	Description		
	Counter Value (COUNTER_VAL[63:0])—R/W. Reads return the current value of the counter. Writes load the new value to the counter.		
63:0	<ol> <li>NOTES:         <ol> <li>Writes to this register should only be done while the counter is halted.</li> <li>Reads to this register return the current value of the main counter.</li> <li>32-bit counters will always return 0 for the upper 32-bits of this register.</li> <li>If 32-bit software attempts to read a 64-bit counter, it should first halt the counter. Since this delays the interrupts for all of the timers, this should be done only if the consequences are understood. It is strongly recommended that 32-bit software only operate the timer in 32-bit mode.</li> </ol> </li> <li>Reads to this register are monotonic. No two consecutive reads return the same value. The second of two reads always returns a larger value (unless the timer has rolled over to 0).</li> </ol>		

### 20.1.5 TIMn\_CONF—Timer n Configuration and Capabilities Register

Address Offset: Timer 0: 100–107h, Attribute: RO, R/W

Timer 1: 120-127h, Timer 2: 140-147h, Timer 3: 160-167h, Timer 4: 180-187h, Timer 5: 1A0-1A7h, Timer 6: 1C0-1C7h,

Timer 7: 1E0-1E7h,

Default Value: N/A Size: 64 bit

**Note:** The letter n can be 0, 1, 2, 3, 4, 5, 6, or 7 referring to Timer 0, 1, 2, 3, 4, 5, 6, or 7.

Bit	Description			
63:56	Reserved. These bits will return 0 when read.			
	Timer Interrupt Rout Capability (TIMERn_INT_ROUT_CAP)—RO.			
	Timer 0, 1: Bits 52, 53, 54, and 55 in this field (corresponding to IRQ 20, 21, 22, and 23) have a value of 1. Writes will have no effect.			
	Timer 2: Bits 43, 52, 53, 54, and 55 in this field (corresponding to IRQ 11, 20, 21, 22, and 23) have a value of 1. Writes will have no effect.			
55:52, 43	Timer 3: Bits 44, 52, 53, 54, and 55 in this field (corresponding to IRQ 11, 20, 21, 22, and 23) have a value of 1. Writes will have no effect.			
	Timer 4, 5, 6, 7: This field is always 0 as interrupts from these timers can only be delivered using direct FSB interrupt messages.			
	NOTE: If IRQ 11 is used for HPET #2, software should ensure IRQ 11 is not shared			
	with any other devices to ensure the proper operation of HPET #2.  NOTE: If IRQ 12 is used for HPET #3, software should ensure IRQ 12 is not shared with any other devices to ensure the proper operation of HPET #3.			
51:45, 42:14	' I Recerved These hits return II when read			



Bit	Description
	Interrupt Rout (TIMERn_INT_ROUT_CNF)—R/W. This 5-bit field indicates the routing for the interrupt to the 8259 or I/O (x) APIC. Software writes to this field to select which interrupt in the 8259 or I/O (x) will be used for this timer's interrupt. If the value is not supported by this particular timer, then the value read back will not match what is written. The software must only write valid values.
	Timer 4, 5, 6, 7: This field is Read-only and reads will return 0. <b>NOTES:</b>
13:9	<ol> <li>If the interrupt is handled using the 8259, only interrupts 0-15 are applicable and valid. Software must not program any value other than 0-15 in this field.</li> <li>If the Legacy Replacement Rout bit is set, then Timers 0 and 1 will have a different routing, and this bit field has no effect for those two timers.</li> <li>Timer 0,1: Software is responsible to make sure it programs a valid value (20, 21, 22, or 23) for this field. The PCH logic does not check the validity of the value written.</li> </ol>
	4. Timer 2: Software is responsible to make sure it programs a valid value (11, 20, 21, 22, or 23) for this field. The PCH logic does not check the validity of the
	value written.  5. Timer 3: Software is responsible to make sure it programs a valid value (12, 20, 21, 22, or 23) for this field. The PCH logic does not check the validity of the value written.
	<b>Timer n 32-bit Mode (TIMERn_32MODE_CNF)</b> —R/W or RO. Software can set this bit to force a 64-bit timer to behave as a 32-bit timer.
	Timer 0: Bit is read/write (default to 0). $0 = 64$ bit; $1 = 32$ bit
8	Timers 1, 2, 3, 4, 5, 6, 7: Hardwired to 0. Writes have no effect (since these two timers are 32-bits).
	NOTE: When this bit is set to 1, the hardware counter will do a 32-bit operation on comparator match and rollovers; thus, the upper 32-bit of the Timer 0 Comparator Value register is ignored. The upper 32-bit of the main counter is not involved in any rollover from lower 32-bit of the main counter and becomes all zeros.
7	Reserved. This bit returns 0 when read.
6	Timer n Value Set (TIMERn_VAL_SET_CNF)—R/W. Software uses this bit only for Timer 0 if it has been set to periodic mode. By writing this bit to a 1, the software is then allowed to directly set the timer's accumulator. Software does <b>not</b> have to write this bit back to 1 (it automatically clears).  Software should not write a 1 to this bit position if the timer is set to non-periodic
	mode.  NOTE: This bit will return 0 when read. Writes will only have an effect for Timer 0 if it is set to periodic mode. Writes will have no effect for Timers 1, 2, 3, 4, 5, 6, 7.
	Timer n Size (TIMERn_SIZE_CAP)—RO. This read only field indicates the size of
5	the timer.  Timer 0: Value is 1 (64-bits).  Timers 1, 2, 3, 4, 5, 6, 7.: Value is 0 (32-bits).
	Periodic Interrupt Capable (TIMERn_PER_INT_CAP)—RO. If this bit is 1, the
4	hardware supports a periodic mode for this timer's interrupt.
	Timer 0: Hardwired to 1 (supports the periodic interrupt).  Timers 1, 2, 3, 4, 5, 6, 7.: Hardwired to 0 (does not support periodic interrupt).



Bit	Description	
3	Timer n Type (TIMERn_TYPE_CNF)—R/W or RO.  Timer 0: Bit is read/write. 0 = Disable timer to generate periodic interrupt; 1 = Enable timer to generate a periodic interrupt.  Timers 1, 2, 3, 4, 5, 6, 7.: Hardwired to 0. Writes have no affect.	
2	Timer n Interrupt Enable (TIMERn_INT_ENB_CNF)—R/W. This bit must be set to enable timer n to cause an interrupt when it times out.  0 = Disable (Default). The timer can still count and generate appropriate status bits, but will not cause an interrupt.  1 = Enable.	
1	Timer Interrupt Type (TIMERn_INT_TYPE_CNF)—R/W.  0 = The timer interrupt is edge triggered. This means that an edge-type interrupt is generated. If another interrupt occurs, another edge will be generated.  1 = The timer interrupt is level triggered. This means that a level-triggered interrupt is generated. The interrupt will be held active until it is cleared by writing to the bit in the General Interrupt Status Register. If another interrupt occurs before the interrupt is cleared, the interrupt will remain active.  Timer 4, 5, 6, 7: This bit is Read-Only, and will return 0 when read	
0	Reserved. These bits will return 0 when read.	

**NOTE:** Reads or writes to unimplemented timers should not be attempted. Read from any unimplemented registers will return an undetermined value.



#### 20.1.6 TIMn\_COMP—Timer n Comparator Value Register

Address Offset: Timer 0: 108h-10Fh,

Timer 1: 128h-12Fh, Timer 2: 148h-14Fh, Timer 3: 168h-16Fh, Timer 4: 188h - 18Fh, Timer 5: 1A8h - 1AFh, Timer 6: 1C8h - 1CFh, Timer 7: 1E8h - 1EFh

Attribute: R/W

Default Value: N/A Size: 64 bit

Bit	Description		
Bit 63:0	<ul> <li>Timer Compare Value—R/W. Reads to this register return the current value of the comparator</li> <li>Timers 0, 1, 2, 3 4, 5, 6, 7 (4, 5, 6, 7) are configured to non-periodic mode:</li> <li>Writes to this register load the value against which the main counter should be compared for this timer.</li> <li>When the main counter equals the value last written to this register, the corresponding interrupt can be generated (if so enabled).</li> <li>The value in this register does not change based on the interrupt being generated.</li> <li>Timer 0 is configured to periodic mode:</li> <li>When the main counter equals the value last written to this register, the corresponding interrupt can be generated (if so enabled).</li> <li>After the main counter equals the value in this register, the value in this register is increased by the value last written to the register.</li> <li>For example, if the value written to the register is 00000123h, then</li> </ul>		
	<ol> <li>An interrupt will be generated when the main counter reaches 00000123h.</li> <li>The value in this register will then be adjusted by the hardware to 00000246h.</li> <li>Another interrupt will be generated when the main counter reaches 00000246h.</li> <li>The value in this register will then be adjusted by the hardware to 00000369h.</li> </ol>		
	<ul> <li>As each periodic interrupt occurs, the value in this register will increment. When the incremented value is greater than the maximum value possible for this register (FFFFFFFF for a 32-bit timer or FFFFFFFFFFFFFFF for a 64-bit timer), the value will wrap around through 0. For example, if the current value in a 32-bit timer is FFFF0000h and the last value written to this register is 20000, then after the next interrupt the value will change to 00010000h</li> </ul>		
	Default value for each timer is all 1s for the bits that are implemented. For example, a 32-bit timer has a default value of 00000000FFFFFFF. A 64-bit timer has a default value of FFFFFFFFFFFFF.		

§§



# 21 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface resides in memory mapped space. This function contains registers that allow for the setup and programming of devices that reside on the SPI interface.

#### Note:

All registers in this function (including memory-mapped registers) must be addressable in byte, word, and DWord quantities. The software must always make register accesses on natural boundaries (that is, DWord accesses must be on DWord boundaries; word accesses on word boundaries, etc.) In addition, the memory-mapped register space must not be accessed with the LOCK semantic exclusive-access mechanism. If software attempts exclusive-access mechanisms to the SPI memory-mapped space, the results are undefined.

# 21.1 Serial Peripheral Interface Memory Mapped Configuration Registers

The SPI Host Interface registers are memory-mapped in the RCRB (Root Complex Register Block) Chipset Register Space with a base address (SPIBAR) of 3800h and are located within the range of 3800h to 39FFh. The address for RCRB can be found in RCBA Register see Section 13.1.37. The individual registers are then accessible at SPIBAR + Offset as indicated in the following table.

These memory mapped registers must be accessed in byte, word, or DWord quantities.

Table 21-1. Serial Peripheral Interface (SPI) Register Address Map
(SPI Memory Mapped Configuration Registers) (Sheet 1 of 2)

SPIBAR + Offset	Mnemonic	Register Name	Default
00h-03h	BFPR	BIOS Flash Primary Region	00000000h
04h-05h	HSFSTS	Hardware Sequencing Flash Status	0000h
06h-07h	HSFCTL	Hardware Sequencing Flash Control	0000h
08h-0Bh	FADDR	Flash Address	00000000h
0Ch-0Fh	Reserved	Reserved	00000000h
10h-13h	FDATA0	Flash Data 0	00000000h
14h-4Fh	FDATAN	Flash Data N	00000000h
50h-53h	FRACC	Flash Region Access Permissions	00000202h
54h-57h	FREG0	Flash Region 0	00000000h
58h-5Bh	FREG1	Flash Region 1	00000000h
5Ch-5F	FREG2	Flash Region 2	00000000h
60h-63h	FREG3	Flash Region 3	00000000h
64h-67h	FREG3	Flash Region 4	00000000h
67h-73h	Reserved	Reserved for Future Flash Regions	
74h-77h	FPR0	Flash Protected Range 0	00000000h



#### Table 21-1. Serial Peripheral Interface (SPI) Register Address Map (SPI Memory Mapped Configuration Registers) (Sheet 2 of 2)

SPIBAR + Offset	Mnemonic	Register Name	Default
78h-7Bh	FPR1	Flash Protected Range 1	00000000h
7Ch-7Fh	FPR2	Flash Protected Range 2	00000000h
80-83h	FPR3	Flash Protected Range 3	00000000h
84h-87h	FPR4	Flash Protected Range 4	00000000h
88h-8Fh	_	Reserved	_
90h	SSFSTS	Software Sequencing Flash Status	00h
91h-93h	SSFCTL	Software Sequencing Flash Control	0000h
94h-95h	PREOP	Prefix Opcode Configuration	0000h
96h-97h	OPTYPE	Opcode Type Configuration	0000h
98h-9Fh	OPMENU	Opcode Menu Configuration	00000000 00000000h
A0h	BBAR	BIOS Base Address Configuration	00000000h
B0h-B3h	FDOC	Flash Descriptor Observability Control	00000000h
B4h-B7h	FDOD	Flash Descriptor Observability Data	00000000h
B8h-C3h	_	Reserved	_
C0h-C3h	AFC	Additional Flash Control	00000000h
C4-C7h	LVSCC	Host Lower Vendor Specific Component Capabilities	00000000h
C8-C11h	UVSCC	Host Upper Vendor Specific Component Capabilities	00000000h
D0-D3h	FPB	Flash Partition Boundary	00000000h

### 21.1.1 BFPR -BIOS Flash Primary Region Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 00h Attribute: RO Default Value: 00000000h Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description		
31:29	Reserved		
28:16	BIOS Flash Primary Region Limit (PRL)—RO. This specifies address bits 24:12 for the Primary Region Limit.  The value in this register loaded from the contents in the Flash Descriptor.FLREG1.Region Limit		
15:13	Reserved		
12:0	BIOS Flash Primary Region Base (PRB)—RO. This specifies address bits 24:12 for the Primary Region Base  The value in this register is loaded from the contents in the Flash  Descriptor.FLREG1.Region Base		



#### **HSFS—Hardware Sequencing Flash Status Register** 21.1.2 (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 04h Default Value: 0000h RO, R/WC, R/W 16 bits Attribute:

Size:

Bit	Description	
15	Flash Configuration Lock-Down (FLOCKDN)—R/W/L. When set to 1, those Flash Program Registers that are locked down by this FLOCKDN bit cannot be written. Once set to 1, this bit can only be cleared by a hardware reset due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system.	
14	Flash Descriptor Valid (FDV)—RO. This bit is set to a 1 if the Flash Controller read the correct Flash Descriptor Signature.  If the Flash Descriptor Valid bit is not 1, software cannot use the Hardware Sequencing registers, but must use the software sequencing registers. Any attempt to use the Hardware Sequencing registers will result in the FCERR bit being set.	
13	Flash Descriptor Override Pin Strap Status (FDOPSS)— RO. This bit reflects the value the Flash Descriptor Override Pin-Strap.  0 = No override  1 = The Flash Descriptor Override strap is set	
12:6	Reserved	
5	SPI Cycle In Progress (SCIP)— RO. Hardware sets this bit when software sets the Flash Cycle Go (FGO) bit in the Hardware Sequencing Flash Control register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0.  NOTE: This field is only applicable when in Descriptor mode and Hardware sequencing is being used.	
4:3	Block/Sector Erase Size (BERASE)—RO. This field identifies the erasable sector size for all Flash components.  Valid Bit Settings:  00 = 256 Byte  01 = 4 K Byte  10 = 8 K Byte  11 = 64 K Byte  If the FLA is less than FPBA then this field reflects the value in the LVSCC.LBES register.  If the FLA is greater or equal to FPBA then this field reflects the value in the UVSCC.UBES register.  NOTE: This field is only applicable when in Descriptor mode and Hardware sequencing is being used.	
2	Access Error Log (AEL)—R/W/C. Hardware sets this bit to a 1 when an attempt was made to access the BIOS region using the direct access method or an access to the BIOS Program Registers that violated the security restrictions. This bit is simply a log of an access security violation. This bit is cleared by software writing a 1.  NOTE: This field is only applicable when in Descriptor mode and Hardware sequencing is being used.	



Bit	Description
1	Flash Cycle Error (FCERR)—R/W/C. Hardware sets this bit to 1 when an program register access is blocked to the FLASH due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or until hardware reset occurs due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system. Software must clear this bit before setting the FLASH Cycle GO bit in this register.  NOTE: This field is only applicable when in Descriptor mode and Hardware sequencing is being used.
0	Flash Cycle Done (FDONE)—R/W/C. The PCH sets this bit to 1 when the SPI Cycle completes after software previously set the FGO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel® ME enabled system. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access.  NOTE: This field is only applicable when in Descriptor mode and Hardware sequencing is being used.



### 21.1.3 HSFC—Hardware Sequencing Flash Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 06h Attribute: R/W, R/WS Default Value: 0000h Size: 16 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
15	Flash SPI SMI# Enable (FSMIE)—R/W. When set to 1, the SPI asserts an SMI# request whenever the Flash Cycle Done bit is 1.
14	Reserved
13:8	Flash Data Byte Count (FDBC)—R/W. This field specifies the number of bytes to shift in or out during the data portion of the SPI cycle. The contents of this register are 0s based with 0b representing 1 byte and 111111b representing 64 bytes. The number of bytes transferred is the value of this field plus 1.  This field is ignored for the Block Erase command.
7:3	Reserved
2:1	FLASH Cycle (FCYCLE)—R/W. This field defines the Flash SPI cycle type generated to the FLASH when the FGO bit is set as defined below:  00 = Read (1 up to 64 bytes by setting FDBC)  01 = Reserved  10 = Write (1 up to 64 bytes by setting FDBC)  11 = Block Erase
0	Flash Cycle Go (FGO)—R/W/S. A write to this register with a 1 in this bit initiates a request to the Flash SPI Arbiter to start a cycle. This register is cleared by hardware when the cycle is granted by the SPI arbiter to run the cycle on the SPI bus. When the cycle is complete, the FDONE bit is set.  Software is forbidden to write to any register in the HSFLCTL register between the FGO bit getting set and the FDONE bit being cleared. Any attempt to violate this rule will be ignored by hardware.  Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write.  This bit always returns 0 on reads.

### 21.1.4 FADDR—Flash Address Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 08h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:25	Reserved
24:0	Flash Linear Address (FLA)—R/W. The FLA is the starting byte linear address of a SPI Read or Write cycle or an address within a Block for the Block Erase command. The Flash Linear Address must fall within a region for which BIOS has access permissions. Hardware must convert the FLA into a Flash Physical Address (FPA) before running this cycle on the SPI bus.



#### 21.1.5 FDATA0—Flash Data 0 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 10h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	Flash Data 0 (FD0)—R/W. This field is shifted out as the SPI Data on the Master-Out Slave-In Data pin during the data portion of the SPI cycle.
	This register also shifts in the data from the Master-In Slave-Out pin into this register during the data portion of the SPI cycle.
	The data is always shifted starting with the least significant byte, msb to lsb, followed by the next least significant byte, msb to lsb, etc. Specifically, the shift order on SPI in terms of bits within this register is: 7-6-5-4-3-2-1-0-15-14-138-23-2216-3124 Bit 24 is the last bit shifted out/in. There are no alignment assumptions; byte 0 always represents the value specified by the cycle address.
	Note that the data in this register may be modified by the hardware during any programmed SPI transaction. Direct Memory Reads do not modify the contents of this register.

### 21.1.6 FDATAN—Flash Data [N] Register (SPI Memory Mapped Configuration Registers)

SPIBAR + 4Ch

SPIBAR + 14h Attribute: R/W Memory Address: SPIBAR + 18h SPIBAR + 1Ch SPIBAR + 20h SPIBAR + 24h SPIBAR + 28h SPIBAR + 2Ch SPIBAR + 30h SPIBAR + 34h SPIBAR + 38h SPIBAR + 3Ch SPIBAR + 40h SPIBAR + 44h SPIBAR + 48h

Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	Flash Data N (FD[N])—R/W. Similar definition as Flash Data 0. However, this register does not begin shifting until FD[N-1] has completely shifted in/out.— R/W.



### 21.1.7 FRAP—Flash Regions Access Permissions Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 50h Attribute: RO, R/W Default Value: 00000202h Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:24	BIOS Master Write Access Grant (BMWAG)—R/W. Each bit [31:29] corresponds to Master[7:0]. BIOS can grant one or more masters write access to the BIOS region 1 overriding the permissions in the Flash Descriptor.  Master[1] is Host processor/BIOS, Master[2] is Intel <sup>®</sup> Management Engine, Master[3] is Host processor/GbE. Master[0] and Master[7:4] are reserved.  The contents of this register are locked by the FLOCKDN bit.
23:16	BIOS Master Read Access Grant (BMRAG)—R/W. Each bit [28:16] corresponds to Master[7:0]. BIOS can grant one or more masters read access to the BIOS region 1 overriding the read permissions in the Flash Descriptor.  Master[1] is Host processor/BIOS, Master[2] is Intel <sup>®</sup> Management Engine, Master[3] is Host processor/GbE. Master[0] and Master[7:4] are reserved.  The contents of this register are locked by the FLOCKDN bit
15:8	BIOS Region Write Access (BRWA)—RO. Each bit [15:8] corresponds to Regions [7:0]. If the bit is set, this master can erase and write that particular region through register accesses.  The contents of this register are that of the Flash Descriptor. Flash Master 1 Master Region Write Access OR a particular master has granted BIOS write permissions in their Master Write Access Grant register or the Flash Descriptor Security Override strap is set.
7:0	BIOS Region Read Access (BRRA)—RO. Each bit [7:0] corresponds to Regions [7:0]. If the bit is set, this master can read that particular region through register accesses.  The contents of this register are that of the Flash Descriptor. Flash Master 1. Master Region Write Access OR a particular master has granted BIOS read permissions in their Master Read Access Grant register or the Flash Descriptor Security Override strap is set.



### 21.1.8 FREGO—Flash Region 0 (Flash Descriptor) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 54h Attribute: RO Default Value: 00000000h Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 0 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREGO.Region Limit
15:13	Reserved
12:0	Region Base (RB) / Flash Descriptor Base Address Region (FDBAR)—RO. This specifies address bits 24:12 for the Region 0 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREGO.Region Base

#### 21.1.9 FREG1—Flash Region 1 (BIOS Descriptor) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 58h Attribute: RO Default Value: 00000000h Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 1 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Limit
15:13	Reserved
12:0	Region Base (RB)—RO. This specifies address bits 24:12 for the Region 1 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Base



# 21.1.10 FREG2—Flash Region 2 (Intel<sup>®</sup> ME) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 5Ch Attribute: RO Default Value: 00000000h Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 2 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREG2.Region Limit
15:13	Reserved
12:0	Region Base (RB)—RO. This specifies address bits 24:12 for the Region 2 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG2.Region Base

## 21.1.11 FREG3—Flash Region 3 (GbE) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 60h Attribute: RO Default Value: 00000000h Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 3 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Limit
15:13	Reserved
12:0	Region Base (RB)—RO. This specifies address bits 24:12 for the Region 3 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Base



#### 21.1.12 FREG4—Flash Region 4 (Platform Data) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 64h Attribute: RO Default Value: 00000000h Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 4 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREG4.Region Limit
15:13	Reserved
12:0	Region Base (RB)—RO. This specifies address bits 24:12 for the Region 4 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG4.Region Base

## 21.1.13 PR0—Protected Range 0 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 74h Attribute: R/W Default Value: 00000000h Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> —R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	Read Protection Enable—R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base—</b> R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



### 21.1.14 PR1—Protected Range 1 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 78h Attribute: R/W Default Value: 00000000h Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> —R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	Read Protection Enable—R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base—</b> R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



## 21.1.15 PR2—Protected Range 2 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 7Ch Attribute: R/W Default Value: 00000000h Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> —R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	Read Protection Enable—R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



# 21.1.16 PR3—Protected Range 3 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 80h Attribute: R/W Default Value: 00000000h Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> —R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	Read Protection Enable—R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



### 21.1.17 PR4—Protected Range 4 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 84h Attribute: R/W Default Value: 00000000h Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> —R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	Read Protection Enable—R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



### 21.1.18 SSFS—Software Sequencing Flash Status Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 90h Attribute: RO, R/WC Default Value: 00h Size: 8 bits

Note:

The Software Sequencing control and status registers are reserved if the hardware sequencing control and status registers are used.

Bit	Description
7:5	Reserved
4	<b>Access Error Log (AEL)</b> —RO. This bit reflects the value of the Hardware Sequencing Status AEL register.
3	Flash Cycle Error (FCERR)—R/WC. Hardware sets this bit to 1 when a programmed access is blocked from running on the SPI interface due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system.
2	Cycle Done Status—R/WC. The PCH sets this bit to 1 when the SPI Cycle completes (that is, SCIP bit is 0) after software sets the GO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access.
1	Reserved
0	SPI Cycle In Progress (SCIP)—RO. Hardware sets this bit when software sets the SPI Cycle Go bit in the Command register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0.



### 21.1.19 SSFC—Software Sequencing Flash Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 91h Attribute: R/W Default Value: F80000h Size: 24 bits

Bit	Description
23:19	Reserved - BIOS must set this field to `11111'b
18:16	SPI Cycle Frequency (SCF)—R/W. This register sets frequency to use for all SPI software sequencing cycles (write, erase, fast read, read status, etc.) except for the read cycle which always run at 20MHz.  000 = 20 MHz  001 = 33 MHz  100 = 50 MHz  All other values reserved. This register is locked when the SPI Configuration Lock-Down bit is set.
15	SPI SMI# Enable (SME)—R/W. When set to 1, the SPI asserts an SMI# request whenever the Cycle Done Status bit is 1.
14	Data Cycle (DS)—R/W. When set to 1, there is data that corresponds to this transaction. When 0, no data is delivered for this cycle, and the DBC and data fields themselves are don't cares.
13:8	Data Byte Count (DBC)—R/W. This field specifies the number of bytes to shift in or out during the data portion of the SPI cycle. The valid settings (in decimal) are any value from 0 to 63. The number of bytes transferred is the value of this field plus 1.  Note that when this field is 00_0000b, then there is 1 byte to transfer and that 11_1111b means there are 64 bytes to transfer.
7	Reserved
6:4	<b>Cycle Opcode Pointer (COP)</b> —R/W. This field selects one of the programmed opcodes in the Opcode Menu to be used as the SPI Command/Opcode. In the case of an Atomic Cycle Sequence, this determines the second command.—R/W.
3	<b>Sequence Prefix Opcode Pointer (SPOP)</b> —R/W. This field selects one of the two programmed prefix opcodes for use when performing an Atomic Cycle Sequence. A value of 0 points to the opcode in the least significant byte of the Prefix Opcodes register. By making this programmable, the PCH supports flash devices that have different opcodes for enabling writes to the data space vs. status register.
2	Atomic Cycle Sequence (ACS)—R/W. When set to 1 along with the SCGO assertion, the PCH will execute a sequence of commands on the SPI interface without allowing the LAN component to arbitrate and interleave cycles. The sequence is composed of:  • Atomic Sequence Prefix Command (8-bit opcode only)  • Primary Command specified below by software (can include address and data)  • Polling the Flash Status Register (opcode 05h) until bit 0 becomes 0b.  The SPI Cycle in Progress bit remains set and the Cycle Done Status bit remains unset until the Busy bit in the Flash Status Register returns 0.
1	SPI Cycle Go (SCGO)—R/WS. This bit always returns 0 on reads. However, a write to this register with a 1 in this bit starts the SPI cycle defined by the other bits of this register. The "SPI Cycle in Progress" (SCIP) bit gets set by this action. Hardware must ignore writes to this bit while the Cycle In Progress bit is set. Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write.
0	Reserved



#### 21.1.20 PREOP—Prefix Opcode Configuration Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 94h Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:8	<b>Prefix Opcode 1</b> — R/W. Software programs an SPI opcode into this field that is permitted to run as the first command in an atomic cycle sequence.
7:0	<b>Prefix Opcode 0</b> —R/W. Software programs an SPI opcode into this field that is permitted to run as the first command in an atomic cycle sequence.

**NOTE**: This register is not writable when the Flash Configuration Lock-Down bit (SPIBAR + 04h:15) is set.

#### 21.1.21 OPTYPE—Opcode Type Configuration Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 96h Attribute: R/W Default Value: 0000h Size: 16 bits

Entries in this register correspond to the entries in the Opcode Menu Configuration register.

Note:

The definition below only provides write protection for opcodes that have addresses associated with them. Therefore, any erase or write opcodes that do not use an address should be avoided (for example, "Chip Erase" and "Auto-Address Increment Byte Program")

Bit	Description
15:14	Opcode Type 7—R/W. See the description for bits 1:0
13:12	Opcode Type 6—R/W. See the description for bits 1:0
11:10	Opcode Type 5—R/W. See the description for bits 1:0
9:8	Opcode Type 4—R/W. See the description for bits 1:0
7:6	Opcode Type 3—R/W. See the description for bits 1:0
5:4	Opcode Type 2—R/W. See the description for bits 1:0
3:2	Opcode Type 1—R/W. See the description for bits 1:0
1:0	Opcode Type 0—R/W. This field specifies information about the corresponding Opcode 0. This information allows the hardware to 1) know whether to use the address field and 2) provide BIOS and Shared Flash protection capabilities. The encoding of the two bits is:  00 = No address associated with this Opcode; Read cycle type 01 = No address associated with this Opcode; Write cycle type 10 = Address required; Read cycle type 11 = Address required; Write cycle type

**NOTE**: This register is not writable when the SPI Configuration Lock-Down bit (SPIBAR + 00h:15) is set.



#### 21.1.22 OPMENU—Opcode Menu Configuration Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 98h Attribute: R/W Default Value: 000000000000000 Size: 64 bits

Eight entries are available in this register to give BIOS a sufficient set of commands for communicating with the flash device, while also restricting what malicious software can do. This keeps the hardware flexible enough to operate with a wide variety of SPI devices.

Note:

It is recommended that BIOS avoid programming Write Enable opcodes in this menu. Malicious software could then perform writes and erases to the SPI flash without using the atomic cycle mechanism. This could cause functional failures in a shared flash environment. Write Enable opcodes should only be programmed in the Prefix Opcodes.

Bit	Description
63:56	Allowable Opcode 7—R/W. See the description for bits 7:0
55:48	Allowable Opcode 6—R/W. See the description for bits 7:0
47:40	Allowable Opcode 5—R/W. See the description for bits 7:0
39:32	Allowable Opcode 4—R/W. See the description for bits 7:0
31:24	Allowable Opcode 3—R/W. See the description for bits 7:0
23:16	Allowable Opcode 2—R/W. See the description for bits 7:0
15:8	Allowable Opcode 1—R/W. See the description for bits 7:0
7:0	<b>Allowable Opcode 0</b> —R/W. Software programs an SPI opcode into this field for use when initiating SPI commands through the Control Register.

This register is not writable when the SPI Configuration Lock-Down bit (SPIBAR + 00h:15) is set.



#### 21.1.23 BBAR—BIOS Base Address Configuration Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + A0h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Eight entries are available in this register to give BIOS a sufficient set of commands for communicating with the flash device, while also restricting what malicious software can do. This keeps the hardware flexible enough to operate with a wide variety of SPI devices.

Bit	Description
31:24	Reserved
23:8	Bottom of System Flash— R/W. This field determines the bottom of the System BIOS. The PCH will not run programmed commands nor memory reads whose address field is less than this value. this field corresponds to bits 23:8 of the 3-byte address; bits 7:0 are assumed to be 00h for this vector when comparing to a potential SPI address.  NOTE: The SPI host controller prevents any programmed cycle using the address register with an address less than the value in this register. Some flash devices specify that the Read ID command must have an address of 0000h or 0001h. If this command must be supported with these devices, it must be performed with the BIOS BAR
7:0	Reserved

#### 21.1.24 FDOC—Flash Descriptor Observability Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + B0h Attribute: R/W Default Value: 00000000h Size: 32 bits

Note:

This register that can be used to observe the contents of the Flash Descriptor that is stored in the PCH Flash Controller. This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:15	Reserved
14:12	Flash Descriptor Section Select (FDSS)—R/W. Selects which section within the loaded Flash Descriptor to observe.  000 = Flash Signature and Descriptor Map  001 = Component  010 = Region  011 = Master  111 = Reserved
11:2	Flash Descriptor Section Index (FDSI)—R/W. Selects the DW offset within the Flash Descriptor Section to observe.
1:0	Reserved



#### 21.1.25 FDOD—Flash Descriptor Observability Data Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + B4h Attribute: RO Default Value: 00000000h Size: 32 bits

**Note:** This register that can be used to observe the contents of the Flash Descriptor that is

stored in the PCH Flash Controller.

Bit	Description
31:0	<b>Flash Descriptor Section Data (FDSD)</b> —RO. Returns the DW of data to observe as selected in the Flash Descriptor Observability Control.

#### 21.1.26 AFC—Additional Flash Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + C0h Attribute: RO, R/W Default Value: 00000000h Size: 32 bits.

Bit	Description
31:3	Reserved.
2:1	Flash Controller Interface Dynamic Clock Gating Enable—R/W.  0 = Flash Controller Interface Dynamic Clock Gating is Disabled  1 = Flash Controller Interface Dynamic Clock Gating is Enabled  Other configurations are Reserved.
0	Flash Controller Core Dynamic Clock Gating Enable—R/W.  0 = Flash Controller Core Dynamic Clock Gating is Disabled  1 = Flash Controller Core Dynamic Clock Gating is Enabled

# 21.1.27 LVSCC— Host Lower Vendor Specific Component Capabilities Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + C4h Attribute: RO, RWL Default Value: 00000000h Size: 32 bits

**Note:** All attributes described in LVSCC must apply to all flash space below the FPBA, even if it spans between two separate flash parts. This register is only applicable when SPI

device is in descriptor mode.

Bit	Description				
31:24	Reserved.				
23	Vendor Component Lock (LVCL)—RW. This register locks itself when set.				
	0= The lock bit is not set $1=$ The Vendor Component Lock bit is set. NOTE: This bit applies to both UVSCC and LVSCC registers.				
22:16	Reserved				
15:8	<b>Lower Erase Opcode (LEO)</b> — RW. This register is programmed with the Flash erase instruction opcode required by the vendor's Flash component.				
	This register is locked by the Vendor Component Lock (LVCL) bit.				
7:5	Reserved				



Bit	Description
4	Write Enable on Write Status (LWEWS)—RW. This register is locked by the Vendor Component Lock (LVCL) bit.  0 = No automatic write of 00h will be made to the SPI flash's status register)  1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash. 06h 01h 00h is the opcode sequence used to unlock the Status register.
	<ol> <li>NOTES:</li> <li>This bit should not be set to 1 if there are non-volatile bits in the SPI flash's status register. This may lead to premature flash wear out.</li> <li>This is not an atomic sequence. If the SPI component's status register is non-volatile, then BIOS should issue an atomic software sequence cycle to unlock the flash part.</li> <li>Bit 3 and bit 4 should NOT be both set to 1.</li> </ol>
3	Lower Write Status Required (LWSR)—RW. This register is locked by the Vendor Component Lock (LVCL) bit.  0 = No automatic write of 00h will be made to the SPI flash's status register)  1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash. 50h 01h 00h is the opcode sequence used to unlock the Status register.
	<ol> <li>NOTES:         <ol> <li>This bit should not be set to 1 if there are non volatile bits in the SPI flash's status register. This may lead to premature flash wear out.</li> <li>This is not an atomic sequence. If the SPI component's status register is non-volatile, then BIOS should issue an atomic software sequence cycle to unlock the flash part.</li> </ol> </li> <li>Bit 3 and bit 4 should NOT be both set to 1.</li> </ol>
2	Lower Write Granularity (LWG)—RW. This register is locked by the Vendor Component Lock (LVCL) bit.  0 = 1 Byte 1 = 64 Byte  NOTES:  1. If more than one Flash component exists, this field must be set to the lowest common write granularity of the different Flash components.  2. If using 64 B write, BIOS must ensure that multiple byte writes do not occur over
	256 B boundaries. This will lead to corruption as the write will wrap around the page boundary on the SPI flash part. This is a a feature page writable SPI flash.
1:0	Lower Block/Sector Erase Size (LBES)— RW. This field identifies the erasable sector size for all Flash components.  00 = 256 Byte 01 = 4 KB 10 = 8 KB 11 = 64 KB This register is locked by the Vendor Component Lock (LVCL) bit. Hardware takes no action based on the value of this register. The contents of this
	register are to be used only by software and can be read in the HSFSTS.BERASE register in both the BIOS and the GbE program registers if FLA is less than FPBA.



# 21.1.28 UVSCC— Host Upper Vendor Specific Component Capabilities Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + C8h Attribute: RO, RWL Default Value: 00000000h Size: 32 bits

**Note:** All attributes described in UVSCC must apply to all flash space equal to or above the

FPBA, even if it spans between two separate flash parts. This register is only applicable

when SPI device is in descriptor mode.

Note: To prevent this register from being modified you must use LVSCC.VCL bit.

Bit	Description					
31:16	Reserved.					
15:8	Upper Erase Opcode (UEO) — RW. This register is programmed with the Flash erase instruction opcode required by the vendor's Flash component.  This register is locked by the Vendor Component Lock (UVCL) bit.					
7:5	Reserved					
4	<ul> <li>Write Enable on Write Status (UWEWS)—RW. This register is locked by the Vendor Component Lock (UVCL) bit.</li> <li>0 = No automatic write of 00h will be made to the SPI flash's status register)</li> <li>1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash. 06h 01h 00h is the opcode sequence used to unlock the Status register.</li> <li>NOTES:</li> <li>1. This bit should not be set to 1 if there are non volatile bits in the SPI flash's status register. This may lead to premature flash wear out.</li> <li>2. This is not an atomic sequence. If the SPI component's status register is non-volatile, then BIOS should issue an atomic software sequence cycle to unlock the flash part.</li> <li>3. Bit 3 and bit 4 should NOT be both set to 1.</li> </ul>					
3	<ul> <li>Upper Write Status Required (UWSR)—RW. This register is locked by the Vendor Component Lock (UVCL) bit.</li> <li>0 = No automatic write of 00h will be made to the SPI flash's status register)</li> <li>1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash. 50h 01h 00h is the opcode sequence used to unlock the Status register.</li> <li>NOTES:</li> <li>1. This bit should not be set to '1' if there are non volatile bits in the SPI flash's status register. This may lead to premature flash wear out.</li> <li>2. This is not an atomic sequence. If the SPI component's status register is non-volatile, then BIOS should issue an atomic software sequence cycle to unlock the flash part.</li> <li>3. Bit 3 and bit 4 should NOT be both set to 1.</li> </ul>					



Bit	Description				
2	Upper Write Granularity (UWG)—RW. This register is locked by the Vendor Component Lock (UVCL) bit.  0 = 1 Byte 1 = 64 Byte				
	NOTES: 1. If more than one Flash component exists, this field must be set to the lowest common write granularity of the different Flash components. 2. If using 64 B write, BIOS must ensure that multiple byte writes do not occur over 256 B boundaries. This will lead to corruption as the write will wrap around the page boundary on the SPI flash part. This is a a feature page writable SPI flash.				
1:0	Upper Block/Sector Erase Size (UBES)— RW. This field identifies the erasable sector size for all Flash components.  Valid Bit Settings:  00 = 256 Byte  01 = 4 KB  10 = 8 KB  11 = 64 KB  This register is locked by the Vendor Component Lock (UVCL) bit.  Hardware takes no action based on the value of this register. The contents of this register are to be used only by software and can be read in the HSFSTS.BERASE register in both the BIOS and the GbE program registers if FLA is greater or equal to FPBA.				

### 21.1.29 FPB—Flash Partition Boundary (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + D0h Attribute: RO Default Value: 00000000h Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description		
31:13	Reserved.		
12:0	Flash Partition Boundary Address (FPBA)—RO. This register reflects the value of Flash Descriptor Component FPBA field.		

#### 21.2 Flash Descriptor Records

The following sections describe the data structure of the Flash Descriptor on the SPI device. These are not registers within the PCH.



#### 21.3 OEM Section

Memory Address: F00h

Default Value: Size: 256 Bytes

256 Bytes are reserved at the top of the Flash Descriptor for use by the OEM. The information stored by the OEM can only bewritten during the manufacturing process as the Flash Descriptor read/write permissions must be set to Read Only when the computer leaves the manufacturing floor. The PCH Flash controller does not read this information. FFh is suggested to reduce programming time.

#### 21.4 GbE SPI Flash Program Registers

The GbE Flash registers are memory-mapped with a base address MBARB found in the GbE LAN register chapter Device 25: Function 0: Offset 14h. The individual registers are then accessible at MBARB + Offset as indicated in the following table.

These memory mapped registers must be accessed in byte, word, or DWord quantities.

**Note:** These register are only applicable when SPI flash is used in descriptor mode.

#### Table 21-2. Gigabit LAN SPI Flash Program Register Address Map (GbE LAN Memory Mapped Configuration Registers)

MBARB + Offset	Mnemonic	Register Name	Default	Access
00h-03h	GLFPR	Gigabit LAN Flash Primary Region	00000000h	
04h-05h	HSFSTS	Hardware Sequencing Flash Status	0000h	
06h-07h	HSFCTL	Hardware Sequencing Flash Control	0000h	
08h-0Bh	FADDR	Flash Address	00000000h	
0Ch-0Fh	Reserved	Reserved	00000000h	
10h-13h	FDATA0	Flash Data 0	00000000h	
14h-4Fh	Reserved	Reserved	00000000h	
50h-53h	FRACC	Flash Region Access Permissions	00000000h	
54h-57h	FREG0	Flash Region 0	00000000h	
58h-5Bh	FREG1	Flash Region 1	00000000h	
5Ch-5F	FREG2	Flash Region 2	00000000h	
60h-63h	FREG3	Flash Region 3	00000000h	
64h-73h	Reserved	Reserved for Future Flash Regions		
74h-77h	FPR0	Flash Protected Range 0	00000000h	
78h-7Bh	FPR1	Flash Protected Range 1	00000000h	
7Ch-8Fh	Reserved	Reserved		
90h	SSFSTS	Software Sequencing Flash Status	00h	
91h-93h	SSFCTL	Software Sequencing Flash Control	000000h	
94h-95h	PREOP	Prefix Opcode Configuration	0000h	
96h-97h	OPTYPE	Opcode Type Configuration	0000h	
98h-9Fh	OPMENU	Opcode Menu Configuration	00000000 00000000h	
A0h-DFh	Reserved	Reserved		



#### **GLFPR** – Gigabit LAN Flash Primary Region Register 21.4.1 (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 00h Attribute: RO 32 bits Default Value: 00000000h Size:

Bit	Description
31:29	Reserved
28:16	<b>GbE Flash Primary Region Limit (PRL)—</b> RO. This specifies address bits 24:12 for the Primary Region Limit.  The value in this register loaded from the contents in the Flash Descriptor.FLREG3.Region Limit
15:13	Reserved
12:0	GbE Flash Primary Region Base (PRB)—RO. This specifies address bits 24:12 for the Primary Region Base  The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Base

#### **HSFS**—Hardware Sequencing Flash Status Register 21.4.2 (GbE LAN Memory Mapped Configuration Registers)

RO, R/WC, R/W 16 bits Memory Address: MBARB + 04h Attribute:

Default Value: 0000h Size:

Bit	Description
15	Flash Configuration Lock-Down (FLOCKDN)— R/W. When set to 1, those Flash Program Registers that are locked down by this FLOCKDN bit cannot be written. Once set to 1, this bit can only be cleared by a hardware reset due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system.
14	Flash Descriptor Valid (FDV)— RO. This bit is set to a 1 if the Flash Controller read the correct Flash Descriptor Signature.  If the Flash Descriptor Valid bit is not 1, software cannot use the Hardware Sequencing registers, but must use the software sequencing registers. Any attempt to use the Hardware Sequencing registers will result in the FCERR bit being set.
13	Flash Descriptor Override Pin Strap Status (FDOPSS)— RO. This bit reflects the value the Flash Descriptor Override Pin-Strap.  0 = No override  1 = The Flash Descriptor Override strap is set
12:6	Reserved
5	SPI Cycle In Progress (SCIP)— RO. Hardware sets this bit when software sets the Flash Cycle Go (FGO) bit in the Hardware Sequencing Flash Control register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0.



Bit	Description
4:3	Block/Sector Erase Size (BERASE)—RO. This field identifies the erasable sector size for all Flash components.  00 = 256 Byte 01 = 4 K Byte 10 = 8 K Byte 11 = 64 K Byte If the Flash Linear Address is less than FPBA then this field reflects the value in the LVSCC.LBES register.  If the Flash Linear Address is greater or equal to FPBA then this field reflects the value in the UVSCC.UBES register.
2	Access Error Log (AEL)— R/W/C. Hardware sets this bit to a 1 when an attempt was made to access the BIOS region using the direct access method or an access to the BIOS Program Registers that violated the security restrictions. This bit is simply a log of an access security violation. This bit is cleared by software writing a 1.
1	Flash Cycle Error (FCERR)—R/W/C. Hardware sets this bit to 1 when an program register access is blocked to the FLASH due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or until hardware reset occurs due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system. Software must clear this bit before setting the FLASH Cycle GO bit in this register.
0	Flash Cycle Done (FDONE)—R/W/C. The PCH sets this bit to 1 when the SPI Cycle completes after software previously set the FGO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access.



## 21.4.3 HSFC—Hardware Sequencing Flash Control Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 06h Attribute: R/W, R/WS Default Value: 0000h Size: 16 bits

Bit	Description
15:10	Reserved
9:8	Flash Data Byte Count (FDBC)—R/W. This field specifies the number of bytes to shift in or out during the data portion of the SPI cycle. The contents of this register are 0s based with 0b representing 1 byte and 11b representing 4 bytes. The number of bytes transferred is the value of this field plus 1.  This field is ignored for the Block Erase command.
7:3	Reserved
2:1	FLASH Cycle (FCYCLE)—R/W. This field defines the Flash SPI cycle type generated to the FLASH when the FGO bit is set as defined below:  00 = Read (1 up to 4 bytes by setting FDBC)  01 = Reserved  10 = Write (1 up to 4 bytes by setting FDBC)  11 = Block Erase
0	Flash Cycle Go (FGO)—R/W/S. A write to this register with a 1 in this bit initiates a request to the Flash SPI Arbiter to start a cycle. This register is cleared by hardware when the cycle is granted by the SPI arbiter to run the cycle on the SPI bus. When the cycle is complete, the FDONE bit is set.  Software is forbidden to write to any register in the HSFLCTL register between the FGO bit getting set and the FDONE bit being cleared. Any attempt to violate this rule will be ignored by hardware.  Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write.  This bit always returns 0 on reads.



## 21.4.4 FADDR—Flash Address Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 08h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:25	Reserved
24:0	Flash Linear Address (FLA)—R/W. The FLA is the starting byte linear address of a SPI Read or Write cycle or an address within a Block for the Block Erase command. The Flash Linear Address must fall within a region for which BIOS has access permissions.

## 21.4.5 FDATA0—Flash Data 0 Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 10h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	Flash Data O (FDO)—R/W. This field is shifted out as the SPI Data on the Master-Out Slave-In Data pin during the data portion of the SPI cycle.
	This register also shifts in the data from the Master-In Slave-Out pin into this register during the data portion of the SPI cycle.
	The data is always shifted starting with the least significant byte, msb to lsb, followed by the next least significant byte, msb to lsb, etc. Specifically, the shift order on SPI in terms of bits within this register is: 7-6-5-4-3-2-1-0-15-14-138-23-2216-3124 Bit 24 is the last bit shifted out/in. There are no alignment assumptions; byte 0 always represents the value specified by the cycle address.
	Note that the data in this register may be modified by the hardware during any programmed SPI transaction. Direct Memory Reads do not modify the contents of this register.



## 21.4.6 FRAP—Flash Regions Access Permissions Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 50h Attribute: RO, R/W Default Value: 00000808h Size: RO, B/W 32 bits

Bit	Description
31:28	Reserved
27:25	GbE Master Write Access Grant (GMWAG)—R/W. Each bit 27:25 corresponds to Master[3:1]. GbE can grant one or more masters write access to the GbE region 3 overriding the permissions in the Flash Descriptor.  Master[1] is Host CPU/BIOS, Master[2] is Intel <sup>®</sup> Management Engine, Master[3] is Host processor/GbE.  The contents of this register are locked by the FLOCKDN bit.
24:20	Reserved
19:17	GbE Master Read Access Grant (GMRAG)—R/W. Each bit 19:17 corresponds to Master[3:1]. GbE can grant one or more masters read access to the GbE region 3 overriding the read permissions in the Flash Descriptor.  Master[1] is Host processor/BIOS, Master[2] is Intel <sup>®</sup> Management Engine, Master[3] is GbE.  The contents of this register are locked by the FLOCKDN bit
16:12	Reserved
11:8	GbE Region Write Access (GRWA)—RO. Each bit 11:8 corresponds to Regions 3:0. If the bit is set, this master can erase and write that particular region through register accesses.  The contents of this register are that of the Flash Descriptor. Flash Master 3.Master Region Write Access OR a particular master has granted GbE write permissions in their Master Write Access Grant register OR the Flash Descriptor Security Override strap is set.
7:4	Reserved
3:0	<b>GbE Region Read Access (GRRA)</b> —RO. Each bit 3:0 corresponds to Regions 3:0. If the bit is set, this master can read that particular region through register accesses. The contents of this register are that of the Flash Descriptor. Flash Master 3.Master Region Write Access OR a particular master has granted GbE read permissions in their Master Read Access Grant register.



### 21.4.7 FREGO—Flash Region 0 (Flash Descriptor) Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 54h Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 0 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREGO.Region Limit
15:13	Reserved
12:0	Region Base (RB)—RO. This specifies address bits 24:12 for the Region 0 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREGO.Region Base

## 21.4.8 FREG1—Flash Region 1 (BIOS Descriptor) Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 58h Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 1 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Limit.
15:13	Reserved
12:0	Region Base (RB)—RO. This specifies address bits 24:12 for the Region 1 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Base.

## 21.4.9 FREG2—Flash Region 2 (Intel<sup>®</sup> ME) Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 5Ch Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 2 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREG2.Region Limit.
15:13	Reserved
12:0	Region Base (RB)—RO. This specifies address bits 24:12 for the Region 2 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG2.Region Base.



## 21.4.10 FREG3—Flash Region 3 (GbE) Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 60h Attribute: RO

Default Value: 0000000hSize: 32 bits

Bit	Description
31:29	Reserved
28:16	Region Limit (RL)—RO. This specifies address bits 24:12 for the Region 3 Limit.  The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Limit.
15:13	Reserved
12:0	Region Base (RB)—RO. This specifies address bits 24:12 for the Region 3 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Base.

## 21.4.11 PR0—Protected Range 0 Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 74h Attribute: R/W Default Value: 00000000h Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> —R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	Read Protection Enable—R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base—</b> R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



## 21.4.12 PR1—Protected Range 1 Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 78h Attribute: R/W Default Value: 00000000h Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description	
31	<b>Write Protection Enable</b> —R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.	
30:29	Reserved	
28:16	Protected Range Limit—R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.	
15	Read Protection Enable—R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.	
14:13	Reserved	
12:0	<b>Protected Range Base</b> —R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.	



## 21.4.13 SSFS—Software Sequencing Flash Status Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 90h Attribute: RO, R/WC Default Value: 00h Size: 8 bits

Note:

The Software Sequencing control and status registers are reserved if the hardware sequencing control and status registers are used.

Bit	Description	
7:5	Reserved	
4	Access Error Log (AEL)—RO. This bit reflects the value of the Hardware Sequencing Status AEL register.	
3	Flash Cycle Error (FCERR)—R/WC. Hardware sets this bit to 1 when a programmed access is blocked from running on the SPI interface due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system.	
2	Cycle Done Status—R/WC. The PCH sets this bit to 1 when the SPI Cycle completes (that is, SCIP bit is 0) after software sets the GO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel <sup>®</sup> ME enabled system. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access.	
1	Reserved	
0	SPI Cycle In Progress (SCIP)—RO. Hardware sets this bit when software sets the SPI Cycle Go bit in the Command register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0.	



## 21.4.14 SSFC—Software Sequencing Flash Control Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 91h Attribute: R/W Default Value: 000000h Size: 24 bits

Bit	Description	
23:19	Reserved	
18:16	SPI Cycle Frequency (SCF)—R/W. This register sets frequency to use for all SPI software sequencing cycles (write, erase, fast read, read status, etc.) except for the read cycle which always run at 20 MHz.  000 = 20 MHz 001 = 33 MHz All other values = Reserved. This register is locked when the SPI Configuration Lock-Down bit is set.	
15	Reserved	
14	Data Cycle (DS)—R/W. When set to 1, there is data that corresponds to this transaction. When 0, no data is delivered for this cycle, and the DBC and data fields themselves are don't cares	
13:8	Data Byte Count (DBC)—R/W. This field specifies the number of bytes to shift in or out during the data portion of the SPI cycle. The valid settings (in decimal) are any value from 0 to 3. The number of bytes transferred is the value of this field plus 1. Note that when this field is 00b, then there is 1 byte to transfer and that 11b means there are 4 bytes to transfer.	
7	Reserved	
6:4	Cycle Opcode Pointer (COP)—R/W. This field selects one of the programmed opcodes in the Opcode Menu to be used as the SPI Command/Opcode. In the case of an Atomic Cycle Sequence, this determines the second command.	
3	Sequence Prefix Opcode Pointer (SPOP)—R/W. This field selects one of the two programmed prefix opcodes for use when performing an Atomic Cycle Sequence. A value of 0 points to the opcode in the least significant byte of the Prefix Opcodes register. By making this programmable, the PCH supports flash devices that have different opcodes for enabling writes to the data space versus status register.	
2	Atomic Cycle Sequence (ACS)—R/W. When set to 1 along with the SCGO assertion, the PCH will execute a sequence of commands on the SPI interface without allowing the LAN component to arbitrate and interleave cycles. The sequence is composed of:  • Atomic Sequence Prefix Command (8-bit opcode only)  • Primary Command specified below by software (can include address and data)  • Polling the Flash Status Register (opcode 05h) until bit 0 becomes 0b.  The SPI Cycle in Progress bit remains set and the Cycle Done Status bit remains unset until the Busy bit in the Flash Status Register returns 0.	
1	SPI Cycle Go (SCGO)—R/WS. This bit always returns 0 on reads. However, a write to this register with a '1' in this bit starts the SPI cycle defined by the other bits of this register. The "SPI Cycle in Progress" (SCIP) bit gets set by this action. Hardware must ignore writes to this bit while the Cycle In Progress bit is set.  Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write.	
0	Reserved	



### 21.4.15 PREOP—Prefix Opcode Configuration Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 94h Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description	
15:8	Prefix Opcode 1— R/W. Software programs an SPI opcode into this field that is permitted to run as the first command in an atomic cycle sequence.  Prefix Opcode 0—R/W. Software programs an SPI opcode into this field that is permitted to run as the first command in an atomic cycle sequence.	
7:0		

NOTE: This register is not writable when the SPI Configuration Lock-Down bit (MBARB + 00h:15) is set.

## 21.4.16 OPTYPE—Opcode Type Configuration Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 96h Attribute: R/W Default Value: 0000h Size: 16 bits

Entries in this register correspond to the entries in the Opcode Menu Configuration register.

Note:

The definition below only provides write protection for opcodes that have addresses associated with them. Therefore, any erase or write opcodes that do not use an address should be avoided (for example, "Chip Erase" and "Auto-Address Increment Byte Program").

Bit	Description	
15:14	Opcode Type 7—R/W. See the description for bits 1:0	
13:12	Opcode Type 6—R/W. See the description for bits 1:0	
11:10	Opcode Type 5—R/W. See the description for bits 1:0  Opcode Type 4—R/W. See the description for bits 1:0	
9:8		
7:6	Opcode Type 3—R/W. See the description for bits 1:0	
5:4	Opcode Type 2—R/W. See the description for bits 1:0	
3:2	Opcode Type 1—R/W. See the description for bits 1:0	
1:0	Opcode Type 0—R/W. This field specifies information about the corresponding Opcode 0. This information allows the hardware to 1) know whether to use the address field and 2) provide BIOS and Shared Flash protection capabilities. The encoding of the two bits is:  00 = No address associated with this Opcode; Read cycle type  01 = No address associated with this Opcode; Write cycle type  10 = Address required; Read cycle type	
	11 = Address required; Write cycle type	

**NOTE**: This register is not writable when the SPI Configuration Lock-Down bit (MBARB + 00h:15) is set.



## 21.4.17 OPMENU—Opcode Menu Configuration Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 98h Attribute: R/W Default Value: 000000000000000 Size: 64 bits

Eight entries are available in this register to give GbE a sufficient set of commands for communicating with the flash device, while also restricting what malicious software can do. This keeps the hardware flexible enough to operate with a wide variety of SPI devices.

Note:

It is recommended that GbE avoid programming Write Enable opcodes in this menu. Malicious software could then perform writes and erases to the SPI flash without using the atomic cycle mechanism. This could cause functional failures in a shared flash environment. Write Enable opcodes should only be programmed in the Prefix Opcodes.

Bit	Description	
63:56	Allowable Opcode 7—R/W. See the description for bits 7:0	
55:48	Allowable Opcode 6—R/W. See the description for bits 7:0	
47:40	Allowable Opcode 5—R/W. See the description for bits 7:0	
39:32	Allowable Opcode 4—R/W. See the description for bits 7:0	
31:24	Allowable Opcode 3—R/W. See the description for bits 7:0	
23:16	Allowable Opcode 2—R/W. See the description for bits 7:0	
15:8	Allowable Opcode 1—R/W. See the description for bits 7:0	
7:0	<b>Allowable Opcode 0</b> —R/W. Software programs an SPI opcode into this field for use when initiating SPI commands through the Control Register.	

This register is not writable when the SPI Configuration Lock-Down bit (MBARB + 00h:15) is set.

88



# 22 Thermal Sensor Registers (D31:F6)

### **22.1 PCI Bus Configuration Registers**

Table 22-1. Thermal Sensor Register Address Map

Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	3B32h	RO
04h-05h	CMD	Command Register	0000h	R/W, RO
06h-07h	STS	Device Status	0010h	R/WC, RO
08h	RID	Revision ID	00h	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	80h	RO
0Bh	BCC	Base Class Code	11h	RO
0Ch	CLS	Cache Line Size	00h	RO
0Dh	LT	Latency Timer	00h	RO
0Eh	HTYPE	Header Type	00h	RO
0Fh	BIST	Built-in Self Test	00h	RO
10h-13h	TBAR	Thermal Base Address (Memory)	00000004h	R/W, RO
14h-17h	TBARH	Thermal Base Address High DWord	00000000h	RO
2Ch-2Dh	SVID	Subsystem Vendor Identifier	0000h	R/WO
2Eh-2Fh	SID	Subsystem Identifier	0000h	R/WO
34h	CAP_PTR	Capabilities Pointer	50h	RO
3Ch	INTLN	Interrupt Line	00h	RW
3Dh	INTPN	Interrupt Pin	See Description	RO
40h-43h	TBARB	BIOS Assigned Thermal Base Address	00000004h	R/W, RO
44h-47h	TBARBH	BIOS Assigned Thermal Base High DWord	00000000h	R/W
50h-51h	PID	Power Management Identifiers	8001h	RO
52h-53h	PC	Power Management Capabilities	0023h	RO
54h-57h	PCS	Power Management Control and Status	0008h	R/W, RO



### 22.1.1 VID—Vendor Identification

Offset Address: 00h-01h Attribute: RO
Default Value: 8086h Size: 16 bit
Lockable: No Power Well: Core

Bit	Description
15:0	Vendor ID—RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

### 22.1.2 DID—Device Identification

Offset Address: 02h-03h Attribute: RO
Default Value: 3B32h Size: 16 bits

Bit	Description
15:0	Device ID (DID)—RO. Indicates the device number assigned by the SIG.

### 22.1.3 CMD—Command

Address Offset: 04h-05h Attribute: RO, R/W Default Value: 0000h Size: 16 bits

Bit	Description	
15:11	Reserved	
10	Interrupt Disable (ID)—RW. Enables the device to assert an INTx#.  0 = When cleared, the INTx# signal may be asserted.  1 = When set, the Thermal logic's INTx# signal will be de-asserted.	
9	FBE (Fast Back to Back Enable)—RO. Not implemented. Hardwired to 0.	
8	SEN (SERR Enable)—RO. Not implemented. Hardwired to 0.	
7	WCC (Wait Cycle Control)—RO. Not implemented. Hardwired to 0.	
6	PER (Parity Error Response)—RO. Not implemented. Hardwired to 0.	
5	VPS (VGA Palette Snoop)—RO. Not implemented. Hardwired to 0.	
4	<b>MWI (Memory Write and Invalidate Enable)</b> —RO. Not implemented. Hardwired to 0.	
3	SCE (Special Cycle Enable)—RO. Not implemented. Hardwired to 0.	
2	BME (Bus Master Enable)—RO. Not implemented. Hardwired to 0.	
1	Memory Space Enable (MSE)—RW.  0 = Disable  1 = Enable. Enables memory space accesses to the Thermal registers.	
0	0 IOS (I/O Space)—RO. The Thermal logic does not implement IO Space; therefore this bit is hardwired to 0.	



### **22.1.4 STS—Status**

Address Offset: 06h-07h Attribute: R/WC, RO Default Value: 0010h Size: 16 bits

Bit	Description	
15	<b>Detected Parity Error (DPE)</b> —R/WC. This bit is set whenever a parity error is seen on the internal interface for this function, regardless of the setting of bit 6 in the command register. Software clears this bit by writing a 1 to this bit location.	
14	SERR# Status (SERRS)—RO. Not implemented. Hardwired to 0.	
13	Received Master Abort (RMA)—RO. Not implemented. Hardwired to 0.	
12	Received Target Abort (RTA)—RO. Not implemented. Hardwired to 0.	
11	Signaled Target-Abort (STA)—RO. Not implemented. Hardwired to 0.	
10:9	DEVSEL# Timing Status (DEVT)—RO. Does not apply. Hardwired to 0.	
8	Master Data Parity Error (MDPE)—RO. Not implemented. Hardwired to 0.	
7	Fast Back to Back Capable (FBC)—RO. Does not apply. Hardwired to 0.	
6	Reserved	
5	66 MHz Capable (C66)—RO. Does not apply. Hardwired to 0.	
4	Capabilities List Exists (CLIST)—RO. Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at configuration offset 34h.	
3	Interrupt Status (IS)—RO. Reflects the state of the INTx# signal at the input of the enable/disable circuit. This bit is a 1 when the INTx# is asserted. This bit is a 0 after the interrupt is cleared (independent of the state of the Interrupt Disable bit in the command register).	
2:0	Reserved	

### 22.1.5 RID—Revision Identification

Address Offset: 08h Attribute: RO
Default Value: 00h Size: 8 bits

Bit Description		Description
Ī	7:0	Revision ID (RID)—RO. Indicates the device specific revision identifier.

### 22.1.6 PI— Programming Interface

Address Offset: 09h Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Programming Interface (PI)</b> —RO. The PCH Thermal logic has no standard programming interface.



### 22.1.7 SCC—Sub Class Code

Address Offset: 0Ah Attribute: RO Default Value: 80h Size: 8 bits

Bit	Description
7:0	Sub Class Code (SCC)—RO. Value assigned to the PCH Thermal logic.

### 22.1.8 BCC—Base Class Code

Address Offset: 0Bh Attribute: RO Default Value: 11h Size: 8 bits

Bit	Description
7:0	Base Class Code (BCC)—RO. Value assigned to the PCH Thermal logic.

### 22.1.9 CLS—Cache Line Size

Address Offset: 0Ch Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Cache Line Size (CLS)—RO. Does not apply to PCI Bus Target-only devices.

### 22.1.10 LT—Latency Timer

Address Offset: 0Dh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7:0	Latency Timer (LT)—RO. Does not apply to PCI Bus Target-only devices.

### 22.1.11 HTYPE—Header Type

Address Offset: 0Eh Attribute: RO Default Value: 00h Size: 8 bits

Bit	Description
7	<b>Multi-Function Device (MFD)</b> —RO. This bit is 0 because a multi-function device only needs to be marked as such in Function 0, and the Thermal registers are not in Function 0.
6:0	Header Type (HTYPE)—RO. Implements Type 0 Configuration header.



### 22.1.12 TBAR—Thermal Base

Address Offset: 10h-13h Attribute: RW, RO Default Value: 00000004h Size: 32 bits

This BAR creates 4K bytes of memory space to signify the base address of Thermal memory mapped configuration registers. This memory space is active when the Command (CMD) register Memory Space Enable (MSE) bit is set and either TBAR[31:12] or TBARH are programmed to a non-zero address. This BAR is owned by the Operating System, and allows the OS to locate the Thermal registers in system memory space.

Bit	Description
31:12	<b>Thermal Base Address (TBA)</b> —RW. This field provides the base address for the Thermal logic memory mapped configuration registers. 4 KB bytes are requested by hardwiring bits 11:4 to 0s.
11:4	Reserved
3	Prefetchable (PREF)—RO. Indicates that this BAR is NOT pre-fetchable.
2:1	Address Range (ADDRNG)—RO. Indicates that this BAR can be located anywhere in 64 bit address space.
0	Space Type (SPTYP)—RO. Indicates that this BAR is located in memory space.

### 22.1.13 TBARH—Thermal Base High DWord

Address Offset: 14h-17h Attribute: RW, RO Default Value: 00000000h Size: 32 bits

This BAR extension holds the high 32 bts of the 64 bit TBAR. In conjunction with TBAR, it creates 4 KB of memory space to signify the base address of Thermal memory mapped configuration registers.

Bit	Description
31:0	Thermal Base Address High (TBAH)—RW. TBAR bits 61:32.

### 22.1.14 SVID—Subsystem Vendor ID

Address Offset: 2Ch-2Dh Attribute: R/WO Default Value: 0000h Size: 16 bits

This register should be implemented for any function that could be instantiated more than once in a given system. The SVID register, in combination with the Subsystem ID register, enables the operating environment to distinguish one subsystem from the other(s).

Software (BIOS) will write the value to this register. After that, the value can be read, but writes to the register will have no effect. The write to this register should be combined with the write to the SID to create one 32-bit write. This register is not affected by  ${\rm D3_{HOT}}$  to D0 reset.

Bit	Description
15:0	SVID (SVID)—R/WO. These RWO bits have no PCH functionality.



### 22.1.15 SID—Subsystem ID

Address Offset: 2Eh-2Fh Attribute: R/WO Default Value: 0000h Size: 16 bits

This register should be implemented for any function that could be instantiated more than once in a given system. The SID register, in combination with the Subsystem Vendor ID register make it possible for the operating environment to distinguish one subsystem from the other(s).

Software (BIOS) will write the value to this register. After that, the value can be read, but writes to the register will have no effect. The write to this register should be combined with the write to the SVID to create one 32-bit write. This register is not affected by  ${\rm D3}_{\rm HOT}$  to D0 reset.

Bit	Description
15:0	SID (SAID)—R/WO. These RWO bits have no PCH functionality.

### 22.1.16 CAP\_PTR —Capabilities Pointer

Address Offset: 34h Attribute: RO
Default Value: 50h Size: 8 bits

Bit	Description
7:0	Capability Pointer (CP)—RO. Indicates that the first capability pointer offset is offset 50h (Power Management Capability).

### 22.1.17 Offset 3Ch - INTLN-Interrupt Line

Address Offset: 3Ch Attribute: RW Default Value: 00h Size: 8 bits

Bit	Description
7:0	Interrupt Line—RW. PCH hardware does not use this field directly. It is used to communicate to software the interrupt line that the interrupt pin is connected to.

### 22.1.18 INTPN—Interrupt Pin

Address Offset: 3Dh Attribute: RO
Default Value: See description Size: 8 bits

Bit	Description
7:4	Reserved
3:0	Interrupt Pin—RO. This reflects the value of the Device 31 interrupt pin bits 27:24 (TTIP) in chipset configuration space.



### 22.1.19 TBARB—BIOS Assigned Thermal Base Address

Address Offset: 40h-43h Attribute: RW,RO Default Value: 00000004h Size: 32 bits

This BAR creates 4 KB of memory space to signify the base address of Thermal memory mapped configuration registers. This memory space is active when TBARB.SPTYPEN is asserted. This BAR is owned by the BIOS, and allows the BIOS to locate the Thermal registers in system memory space. If both TBAR and TBARB are programmed, then the OS and BIOS each have their own independent "view" of the Thermal registers, and must use the TSIU register to denote Thermal registers ownership/availability.

Bit	Description	
31:12	Thermal Base Address (TBA)—RW. This field provides the base address for the Thermal logic memory mapped configuration registers. 4K B bytes are requested by pardwiring bits 11:4 to 0s.	
11:4	Reserved	
3	Prefetchable (PREF)—RO. Indicates that this BAR is NOT pre-fetchable.	
2:1	<b>Address Range (ADDRNG)</b> —RO. Indicates that this BAR can be located anywhere in 64 bit address space.	
0	Space Type Enable (SPTYPEN)—RW.  0 = Disable.  1 = Enable. When set to 1b by software, enables the decode of this memory BAR.	

### 22.1.20 TBARBH—BIOS Assigned Thermal Base High DWord

Address Offset: 44h-47h Attribute: RW Default Value: 00000000h Size: 32 bits

This BAR extension holds the high 32 bits of the 64 bit TBARB.

	Bit	Description
Ī	31:0	Thermal Base Address High (TBAH)—RW. TBAR bits 61:32.

### 22.1.21 PID—PCI Power Management Capability ID

Address Offset: 50h-51h Attribute: RO Default Value: 8001h Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> —RO. Indicates that this is the last capability structure in the list.
7:0	Cap ID (CAP)—RO. Indicates that this pointer is a PCI power management capability



### 22.1.22 PC—Power Management Capabilities

Address Offset: 52h-53h Attribute: RO Default Value: 0023h Size: 16 bits

Bit	Description
15:11	PME_Support—RO. Indicates PME# is not supported
10	D2_Support—RO. The D2 state is not supported.
9	D1_Support—RO. The D1 state is not supported.
8:6	<b>Aux_Current—</b> RO. PME# from D3COLD state is not supported, therefore this field is 000b.
5	<b>Device Specific Initialization (DSI)—</b> RO. Indicates that device-specific initialization is required.
4	Reserved
3	PME Clock (PMEC)—RO. Does not apply. Hardwired to 0.
2:0	<b>Version (VS)</b> —RO. Indicates support for Revision 1.2 of the <i>PCI Power Management Specification</i> .

### 22.1.23 PCS—Power Management Control And Status

Address Offset: 54h-57h Attribute: RW, RO Default Value: 0008h Size: 32 bits

Bit	Description	
31:24	Data—RO. Does not apply. Hardwired to 0s.	
23	Bus Power/Clock Control Enable (BPCCE)—RO. Hardwired to 0.	
22	B2/B3 Support (B23)—RO. Does not apply. Hardwired to 0.	
21:16	Reserved	
15	PME Status (PMES)—RO. This bit is always 0, since this PCI Function does not generate PME#	
14:9	Reserved	
8	PME Enable (PMEE)—RO. This bit is always zero, since this PCI Function does not generate PME#	
7:4	Reserved	
3	<b>No Soft Reset</b> —RO. When set 1, this bit indicates that devices transitioning from D3 <sub>HOT</sub> to D0 because of PowerState commands do not perform an internal reset. Configuration context is preserved. Upon transition from D3 <sub>HOT</sub> to D0 initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.	
2	Reserved	
1:0	Power State (PS)—R/W. This field is used both to determine the current power state of the Thermal controller and to set a new power state. The values are: $00 = D0$ state $11 = D3_{HOT}$ state If software attempts to write a value of 10b or 01b in to this field, the write operation must complete normally; however, the data is discarded and no state change occurs. When in the $D3_{HOT}$ states, the Thermal controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked. When software changes this value from the $D3_{HOT}$ state to the D0 state, no internal warm (soft) reset is generated.	



## 22.2 Thermal Memory Mapped Configuration Registers (Thermal Sensor – D31:F26)

The base memory for these thermal memory mapped configuration registers is specified in the TBARB (D31:F6:Offset 40h). The individual registers are then accessible at TBARB + Offset.

Table 22-2. Thermal Memory Mapped Configuration Register Address Map (Sheet 1 of 2)

		1	,	
Offset	Mnemonic	Register Name	Default	Туре
0h	TSIU	Thermal Sensor In Use	00h	RO,R/W
1h	TSE	Thermal Sensor Enable	00h	R/W
2h	TSS	Thermal Sensor Status	00h	R/W
3h	TSTR	Thermal Sensor Thermometer Read	FFh	RO
4h	TSTTP	Thermal Sensor Temperature Trip Point	00000000h	R/W
8h	TSC0	Thermal Sensor Catastrophic Lock Down	00h	R/W
0Ch	TSES	Thermal Sensor Error Status	00h	R/WC
0Dh	TSGPEN	Thermal Sensor General Purpose Event Enable	00h	R/W
0Eh	TSPC	Thermal Sensor Policy Control	00h	R/W, RO
10h	PPEC	Processor Power Error Correction (Mobile Only)	0000h	R/W
12h	CTA	Processor Core Temperature Adjust	0000h	R/W
16h	MGTA	Memory Controller/Graphics Temperature Adjust	0000h	R/W
1Ah	TRC	Thermal Reporting Control	0000h	R/W
20h	TES	Turbo Interrupt Status (Mobile Only)	00h	R/WC, RO
21h	TEN	Turbo Interrupt Enable (Mobile Only)	00h	R/W, RO
24h	PSC	Power Sharing Configuration (Mobile Only)	00000000h	R/W
30h	CTV1	Core Temperature Value 1	0000h	RO
32h	CTV2	Core Temperature Value 2	0000h	RO
34h	CEV1	Core Energy Value 1	00000000h	RO
3Fh	AE	Alert Enable	00h	R/W
50h	HTS	Host Status (Mobile Only)	00000000000 0h	R/W
56h	PTL	Processor Temperature Limit (Mobile Only)	0000h	R/W
58h	MGTV	Memory Controller/Graphics Temperature Value	00000000000 00000h	RO
60h	PTV	Processor Temperature Value	0000h	RO
64h	MMGPC	Max Memory Controller/Graphics Power Clamp (Mobile Only)	0000h	R/W
66h	MPPC	Max Processor Power Clamp (Mobile Only)	0000h	R/W



### Table 22-2. Thermal Memory Mapped Configuration Register Address Map (Sheet 2 of 2)

Offset	Mnemonic	Register Name	Default	Туре
68h	MPCPC	Max Processor Core Power Clamp (Mobile Only)	0000h	R/W
82h	TSPIEN	Thermal Sensor PCI Interrupt Event enable	00h	R/W
83h	TSLOCK	Thermal Sensor Register Lock Control	00h	R/W
98h	STS	Turbo Status (Mobile Only)	00000000h	RO
9Ch	SEC	Event Clear (Mobile Only)	00h	RO, R/WO
A4h	TC3	Thermal Compares 3	00000000h	RO
A8h	TC1	Thermal Compares 1	00000000h	RO
ACh	TC2	Thermal Compares 2	00000000h	RO
В0	DTV	DIMM Temperature Values	00000000h	RO
D8h	ITV	Internal Temperature Values	00000000h	RO

### 22.2.1 TSIU—Thermal Sensor In Use

Offset Address: TBARB+00h Attribute: RO, R/W Default Value: 00h Size: 8 bit

Bit	Description		
7:1	Reserved.		
0	Thermal Sensor In Use (TSIU)—R/W. This is a SW semaphore bit.  After a core well reset, a read to this bit returns a 0. After the first read, subsequent reads will return a 1.  A write of a 1 to this bit will reset the next read value to 0. Writing a 0 to this bit has no effect.  Software can poll this bit until it reads a 0, and will then own the usage of the thermal sensor. This bit has no other effect on the hardware, and is only used as a semaphore among various independent software threads that may need to use the thermal		
	sensor. Software that reads this register but does not intend to claim exclusive access of the thermal sensor must write a 1 to this bit if it reads a 0, to allow other software threads to claim it.		

### 22.2.2 TSE—Thermal Sensor Enable

Offset Address: TBARB+01h Attribute: R/W Default Value: 00h Size: 8 bit

Bit	Description	
7:0	Thermal Sensor Enable (TSE)—R/W. BIOS programs this register to the value B8h to enable the thermal sensor. All other values are reserved.	



### 22.2.3 TSS—Thermal Sensor Status

Offset Address: TBARB+02h Attribute: RO Default Value: 00h Size: 8 bit

Bit	Description
7	Catastrophic Trip Indicator (CTI)—RO.
	0 = The temperature is below the catastrophic setting. 1 = The temperature is above the catastrophic setting.
	Hot Trip Indicator (HTI)—RO.
6	0 = The temperature is below the Hot setting.
	1 = The temperature is above the Hot setting.
	Auxiliary Trip Indicator (ATI)—RO.
5	0 = The temperature is below the Auxiliary setting.
	1 = The temperature is above the Auxiliary setting.
4	Reserved
	Auxiliary2 Trip Indicator (ATI)—RO.
3	0 = The temperature is below the Auxiliary2 setting.
	1 = The temperature is above the Auxiliary2 setting.
2:0	Reserved

### 22.2.4 TSTR—Thermal Sensor Thermometer Read

Offset Address: TBARB+03h Attribute: RO Default Value: FFh Size: 8 bit

This register generally provides the calibrated temperature from the thermometer circuit when the thermometer is enabled.

Bit	Description	
7:0	<b>Thermometer Reading (TR)</b> — R/O. Value corresponds to the thermal sensor temperature. This register has a straight binary encoding that ranges from 0 to FFh. The value in this field is valid <b>only</b> if the TR value is between 00h and 7Fh.	



### 22.2.5 TSTTP—Thermal Sensor Temperature Trip Point

Offset Address: TBARB+04h Attribute: R/W Default Value: 00000000h Size: 32 bit

Bit	Description
31:24	Auxiliary2 Trip Point Setting (A2TPS)—R/W. These bits set the Auxiliary2 trip point.
	These bits are lockable using programming the policy-lock down bit (bit 7) of TSPC register.
23:16	Auxiliary Trip Point Setting (ATPS)—R/W. These bits set the Auxiliary trip point. These bits are lockable using TSLOCK bit 2
15:8	Hot Trip Point Setting (HTPS)—R/W. These bits set the Hot trip point.  These bits are lockable using programming the policy-lock down bit (bit 7) of TSPC register.
	NOTE: BIOS should program to 3Ah for setting Hot Trip Point to 108°C.
7:0	Catastrophic Trip Point Setting (CTPS)—R/W. These bits set the catastrophic trip point.
	These bits are lockable using TSCO.bit 7.
	NOTE: BIOS should program to 2Bh for setting Catastrophic Trip Point to 120 °C.

### 22.2.6 TSCO—Thermal Sensor Catastrophic Lock-Down

Offset Address: TBARB+08h Attribute: R/W Default Value: 00h Size: 8 bit

Bit	Description
7	Lock bit for Catastrophic (LBC)—R/W.  0 = Catastrophic programming interface is unlocked  1 = Locks the Catastrophic programming interface including TSTTP.bits[7:0].  This bit may only be set to a 0 by a host partitioned reset (note that CF9 warm reset is a host partitioned reset). Writing a 0 to this bit has no effect.  TSCO.[7] is unlocked by default and can be locked through BIOS.
6:0	Reserved



### 22.2.7 TSES—Thermal Sensor Error Status

Offset Address: TBARB+0Ch Attribute: R/WC Default Value: 00h Size: 8 bit

Bit	Description
7	Auxiliary2 High-to-LowEvent—R/WC.  0 = No trip occurs.  1 = Indicates that an Auxiliary2 Thermal Sensor trip event occurred based on a higher to lower temperature transition through the trip point.  Software must write a 1 to clear this status bit.
6	Catastrophic High-to-LowEvent—R/WC.  0 = No trip occurs.  1 = Indicates that a Catastrophic Thermal Sensor trip event occurred based on a higher to lower temperature transition through the trip point.  1 = Software must write a 1 to clear this status bit.
5	Hot High-to-LowEvent—R/WC.  0 = No trip occurs.  1 = Indicates that a Hot Thermal Sensor trip event occurred based on a higher to lower temperature transition through the trip point.  Software must write a 1 to clear this status bit.
4	Auxiliary High-to-LowEvent—R/WC.  0 = No trip occurs.  1 = Indicates that an Auxiliary Thermal Sensor trip event occurred based on a higher to lower temperature transition through the trip point.  Software must write a 1 to clear this status bit.
3	Auxiliary2 Low-to-High Event—R/WC.  0 = No trip occurs.  1 = Indicates that an Auxiliary2 Thermal Sensor trip event occurred based on a lower to higher temperature transition through the trip point.  Software must write a 1 to clear this status bit.
2	Catastrophic Low-to-High Event—R/WC.  0 = No trip occurs.  1 = Indicates that a Catastrophic Thermal Sensor trip event occurred based on a lower to higher temperature transition through the trip point.  Software must write a 1 to clear this status bit.
1	Hot Low-to-High Event—R/WC.  0 = No trip occurs.  1 = Indicates that a hot Thermal Sensor trip event occurred based on a lower to higher temperature transition through the trip point.  Software must write a 1 to clear this status bit.
0	Auxiliary Low-to-High Event—R/WC.  0 = No trip occurs.  1 = Indicates that an Auxiliary Thermal Sensor trip event occurred based on a lower to higher temperature transition through the trip point.  Software must write a 1 to clear this status bit.



### 22.2.8 TSGPEN—Thermal Sensor General Purpose Event Enable

Offset Address: TBARB+0Dh Attribute: R/W Default Value: 00h Size: 8 bit

This register controls the conditions that result in General Purpose events to be signalled from Thermal Sensor trip events.

Bit	Description
7	Auxiliary2 High-to-Low Enable—R/W.  0 = Corresponding status bit does not result in General Purpose event.  1 = General purpose event is signaled when the corresponding status bit is set in the Thermal Error Status Register.
6	Catastrophic High-to-Low Enable—R/W.  0 = Corresponding status bit does not result in General Purpose event.  1 = General purpose event is signaled when the corresponding status bit is set in the Thermal Error Status Register.
5	Hot High-to-Low Enable—R/W.  0 = Corresponding status bit does not result in General Purpose event.  1 = General purpose event is signaled when the corresponding status bit is set in the Thermal Error Status Register.
4	Auxiliary High-to-Low Enable—R/W.  0 = Corresponding status bit does not result in General Purpose event.  1 = General purpose event is signaled when the corresponding status bit is set in the Thermal Error Status Register.
3	Auxiliary2 Low-to-High Enable—R/W.  0 = Corresponding status bit does not result in General Purpose event.  1 = General purpose event is signaled when the corresponding status bit is set in the Thermal Error Status Register.
2	Catastrophic Low-to-High Enable—R/W.  0 = Corresponding status bit does not result in General Purpose event.  1 = General purpose event is signaled when the corresponding status bit is set in the Thermal Error Status Register.
1	Hot Low-to-High Enable— R/W.  0 = Corresponding status bit does not result in General Purpose event.  1 = General purpose event is signaled when the corresponding status bit is set in the Thermal Error Status Register.
0	Auxiliary Low-to-High Enable—R/W.  0 = Corresponding status bit does not result in General Purpose event.  1 = General purpose event is signaled when the corresponding status bit is set in the Thermal Error Status Register.



### 22.2.9 TSPC—Thermal Sensor Policy Control

Offset Address: TBARB+0Eh Attribute: R/W, RO Default Value: 00h Size: 8 bit

Bit	Description
7	Policy Lock-Down Bit—R/W.  0 = This register can be programmed and modified.  1 = Prevents writes to this register and TSTTP.bits [31:16] (offset 04h).  NOTE: TSCO.bit 7 (offset 08h) and TSLOCK.bit2 (offset 83h) must also be 1 when this bit is set to 1.  This bit is reset to 0 by a host partitioned reset (note that CF9 warm reset is a host partitioned reset). Writing a 0 to this bit has no effect.
6	Catastrophic Power-Down Enable—R/W. When set to 1, the power management logic unconditionally transitions to the S5 state when a catastrophic temperature is detected by the sensor.  NOTE: BIOS should set this bit to 1 to enable Catastrophic power-down.
5:4	Reserved
3	SMI Enable on Auxiliary2 Thermal Sensor Trip—R/W.  0 = Disables SMI# assertion for Auxiliary2 Thermal Sensor events.  1 = Enables SMI# assertions on Auxiliary2 Thermal Sensor events for either low-to-high or high-to-low events. (Both edges are enabled by this bit.)
2	SMI Enable on Catastrophic Thermal Sensor Trip—R/W.  0 = Disables SMI# assertion for Catastrophic Thermal Sensor events.  1 = Enables SMI# assertions on Catastrophic Thermal Sensor events for either low-to-high or high-to-low events. (Both edges are enabled by this bit.)
1	SMI Enable on Hot Thermal Sensor Trip—R/W.  0 = Disables SMI# assertion for Hot Thermal Sensor events.  1 = Enables SMI# assertions on Hot Thermal Sensor events for either low-to-high or high-to-low events. (Both edges are enabled by this bit.)
0	SMI Enable on Auxiliary Thermal Sensor Trip—R/W.  0 = Disables SMI# assertion for Auxiliary Thermal Sensor events.  1 = Enables SMI# assertions on Auxiliary Thermal Sensor events for either low-to-high or high-to-low events. (Both edges are enabled by this bit.)

### 22.2.10 PPEC—Processor Power Error Correction (Mobile Only)

Offset Address: TBARB+10h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15:0	Processor Power Error Correction Data—R/W. The register is locked by AE.bit7 (offset 3Fh).



### 22.2.11 CTA—Processor Core Temperature Adjust

Offset Address: TBARB+12h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15:0	Processor Core Temperature Adjust (CTA)—R/W. BIOS writes the processor core's TJmax (from the processor MSR) into this register. Intel <sup>®</sup> ME FW uses the value to create the processor core's absolute temperature.  Note that the value received from the processor core over PECI is a negative offset
	relative to the CTA value.
	The register is locked by AE.bit7 (offset 3Fh).

### 22.2.12 PTA—PCH Temperature Adjust

Offset Address: TBARB+14h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15:8	PCH Slope—R/W. This field contains the PCH slope for calculating PCH temperature.  The bits are locked by AE.bit7 (offset 3Fh).
	NOTE: BIOS must write 80h into this field.
7:0	Offset— R/W. This field contains the PCH offset for calculating PCH temperature.  The bits are locked by AE.bit7 (offset 3Fh).
	NOTE: BIOS must write 8Ch into this field.

### 22.2.13 MGTA—Memory Controller/Graphics Temperature Adjust

Offset Address: TBARB+16h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15:8	Memory Controller/Graphics Slope—R/W. This field contains the Memory Controller/Graphics slope for calculating the Memory Controller/Graphics temperature. The bits are locked by AE.bit7 (offset 3Fh).
7:0	Offset— R/W. This field contains the Memory Controller/Graphics offset for calculating the Memory Controller/Graphics temperature.  The bits are locked by AE.bit7 (offset 3Fh).



### 22.2.14 TRC—Thermal Reporting Control

Offset Address: TBARB+1Ah Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15	<b>Processor Core #2 Temperature Read Enable</b> — R/W. In systems with 2 processors, when set to 1, the bit will enable reads of the 2nd processor core temperature.
13:14	Reserved.
12	Thermal Data Reporting Enable—R/W.  0 = Disable  1 = Enable
11:9	Reserved
8	<b>C6 Workaround Enable</b> — R/W. Setting this bit enables PECI to work with Lynnfield and Clarksfield Processors that can provide bad readings when they are in C6. This workaround will bring the Processor Core out of C6 while the PECI transaction is in progress, and then return the Processor Core to the C6 state after completing the PECI transaction.
7	Processor Core Temperature Read Enable—R/W.  0 = Disables reads of the processor core temperature  1 = Enables reads of the processor core temperature.
6	Processor Core Energy Read Enable—R/W  0 = Disables reads of the processor core energy values.  1 = Enables reads of the processor core energy values.
5	PCH Temperature Read Enable—R/W 0 = Disables reads of the PCH temperature. 1 = Enables reads of the PCH temperature.
4	Memory Controller/Graphics Temperature Read Enable—R/W 0 = Disables reads of Memory Controller/Graphics temperature. 1 = Enables reads of Memory Controller/Graphics temperature.
3	DIMM4 Temperature Read Enable—R/W  0 = Disables reads of DIMM4 temperature.  1 = Enables reads of DIMM4 temperature.
2	DIMM3 Temperature Read Enable—R/W 0 = Disables reads of DIMM3 temperature. 1 = Enables reads of DIMM3 temperature.
1	DIMM2 Temperature Read Enable—R/W 0 = Disables reads of DIMM2 temperature. 1 = Enables reads of DIMM2 temperature.
0	DIMM1 Temperature Read Enable—R/W  0 = Disables reads of DIMM1 temperature.  1 = Enables reads of DIMM1 temperature.



### 22.2.15 TES—Turbo Interrupt Status (Mobile Only)

Offset Address: TBARB+20h Attribute: R/WC, RO Default Value: 00h Size: 8 bit

Bit	Description
7:1	Reserved.
0	<b>Update Status—</b> R/WC. The bit indicates updates over SMLink1 to Host has occurred. When set, it indicates that the Intel <sup>®</sup> ME has written to the Turbo Status register. Software must write a 1 to clear this bit.
	<b>NOTE:</b> This bit is always set when the ME writes to the Turbo Status Register. If the interrupt is enabled in TEN, then an interrupt is sent to the host. There is only one interrupt bit that covers any write to the Turbo Status Register.

### 22.2.16 TEN—Turbo Interrupt Enable (Mobile Only)

Offset Address: TBARB+21h Attribute: R/W, RO Default Value: 00h Size: 8 bit

Bit	Description
7:1	Reserved.
0	<b>Update Interrupt Enable</b> — R/W. When set, the bit enables interrupt for updates over SMLink1, so that updates to the Turbo Status register by an external controller are signaled to the host.

### 22.2.17 PSC—Power Sharing Configuration (Mobile Only)

Offset Address: TBARB+24h Attribute: R/W Default Value: 00000000h Size: 32 bit

This register is R/W to the host and has no H/W functionality in the PCH.

This register is programmed by BIOS during boot to indicate BIOS's preferences and behavior for the Intelligent Power Sharing driver. See the Intelligent Power Sharing BIOS Specification for bit definitions.

### 22.2.18 CTV1—Core Temperature Value 1

Offset Address: TBARB+30h Attribute: RO Default Value: 0000h Size: 16 bit

Bit	Description
15:6	Processor Core Temperature—RO. This field provides the processor core temperature.  Bit 15, when set, indicates an illegal value or error in reading the processor core.  Bits[13:6] contain the integer component (0 to 255) of the processor core temperature.
5:0	<b>Fraction Value</b> —RO. These bits contains the fraction Value (in 1/64th) of the processor core temperature.



### 22.2.19 CTV2—Core Temperature Value 2

Offset Address: TBARB+32h Attribute: RO Default Value: 0000h Size: 16 bit

Bit	Description
15:6	Processor Core #2 Temperature—RO. This field provides the processor core temperature of the second processor if present.  Bit 15, when set, indicates an illegal value or error in reading the processor core.  Bits[13:6] contain the integer component (0 to 255) of the processor core temperature.
5:0	<b>Fraction Value</b> —RO. These bits contains the fraction Value (in 1/64th) of the processor core temperature.

### 22.2.20 CEV1—Core Energy Value

Offset Address: TBARB+34h Attribute: RO Default Value: 00000000h Size: 32 bit

Bit	Description
31:0	Processor Core Energy—RO. This field provides the processor core energy.  NOTE: Divide decimal value by 65535 to obtain Processor Core Energy in Joules.  Processor Core power is then calculated by the difference between two  Processor Core Energy Value readings in Joules, divided by the time interval in seconds.

### 22.2.21 AE—Alert Enable

Offset Address: TBARB+3Fh Attribute: R/W Default Value: 00h Size: 8 bit

Bit	Description
7	Lock Enable—R/W.  0 = Lock Disabled.  1 = Lock Enabled. This will lock this register (including this bit) and the following registers: PPEC (offset 10h), CTA (offset 12h), and MGTA (offset 16h).  This bit is reset by a Host Partitioned Reset. Note that CF9 warm reset is a Host Partitioned Reset.
6	Processor Core Alert Enable—R/W.  When this bit is set, it will assert the PCH's TEMP_ALERT# pin if the processor core temperature is outside the temperature limits.  This bit is lockable by bit 7 in this register.
5	Memory Controller/Graphics Alert Enable—R/W.  When this bit is set, it will assert the PCH's TEMP_ALERT# pin if the Memory Controller/graphics temperature is outside the temperature limits.  This bit is lockable by bit 7 in this register.



Bit	Description
4	PCH Alert Enable—R/W. When this bit is set, it will assert the PCH's TEMP_ALERT# pin if the PCH temperature is outside the temperature limits. This bit is lockable by bit 7 in this register.
3	DIMM Alert Enable—R/W.  When this bit is set, it will assert the PCH's TEMP_ALERT# pin if DIMM1-4 temperature is outside of the temperature limits.  Note that the actual DIMMs that are read and used for the alert are enabled in the TRC register (offset 1Ah).  This bit is lockable by bit 7 in this register.  NOTE: Same Upper and Lower limits for triggering TEMP_ALERT# are used for all enabled DIMMs in the system.
2:0	Reserved.

### 22.2.22 HTS—Host Status (Mobile Only)

Offset Address: TBARB+50h Attribute: R/W Default Value: 00000000000h Size: 48 bit

This register represents the data byte [19:14] provided to the external controller when it does a read. Byte 14 is bit [7:0]. See Section 5.21.2.3 for more details.

### 22.2.23 PTL— Processor Temperature Limit (Mobile Only)

Offset Address: TBARB+56h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15:0	Processor Temperature Limit—R/W. These bits are programmed by BIOS.
15:0	This bit is a scratchpad register for SW.

### 22.2.24 MGTV— Memory Controller/Graphics Temperature Value

Offset Address: TBARB+58h Attribute: RO Default Value: 00000000000000 Size: RO 64 bit

Bit	Description
63:0	<b>Memory Controller/Graphics Temperature Value</b> — RO. These bits contain the Memory Controller/Graphics temperature.



### 22.2.25 PTV—Processor Temperature Value

Offset Address: TBARB+60h Attribute: RO Default Value: 0000h Size: 16 bit

Bit	Description
15:8	Reserved.
7:0	<b>Processor Temperature Value</b> — RO. These bits contain the max temperature value of the processor core and the memory controller/graphics.

## 22.2.26 MMGPC—Max Memory Controller/Graphics Power Clamp (Mobile Only)

Offset Address: TBARB+64h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15:0	<b>Max Memory Controller/Graphics Power Clamp</b> — R/W. These bits set the max memory controller/graphics power.

### 22.2.27 MPPC—Max Processor Power Clamp (Mobile Only)

Offset Address: TBARB+66h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15:0	Max Processor Power Clamp— R/W. These bits set the max processor power.

### 22.2.28 MPCPC—Max Processor Core Power Clamp (Mobile Only)

Offset Address: TBARB+68h Attribute: R/W Default Value: 0000h Size: 16 bit

Bit	Description
15:0	Max Processor Core Power Clamp— R/W. These bits set the max processor core power.



### 22.2.29 TSPIEN—Thermal Sensor PCI Interrupt Enable

Offset Address: TBARB+82h Attribute: R/W Default Value: 00h Size: 8 bit

This register controls the conditions that result in PCI interrupts to be signalled from Thermal Sensor trip events. Software (device driver) needs to ensure that it can support PCI interrupts, even though BIOS may enable PCI interrupt capability through this register.

Bit	Description
7	Auxiliary2 High-to-Low Enable—R/W.  0 = Corresponding status bit does not result in PCI interrupt.  1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal Error Status Register.
6	Catastrophic High-to-Low Enable—R/W.  0 = Corresponding status bit does not result in PCI interrupt.  1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal Error Status Register.
5	Hot High-to-Low Enable—R/W.  0 = Corresponding status bit does not result in PCI interrupt.  1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal Error Status Register.
4	Auxiliary High-to-Low Enable—R/W.  0 = Corresponding status bit does not result in PCI interrupt.  1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal Error Status Register.
3	Auxiliary2 Low-to-High Enable—R/W.  0 = Corresponding status bit does not result in PCI interrupt.  1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal Error Status Register.
2	Catastrophic Low-to-High Enable—R/W.  0 = Corresponding status bit does not result in PCI interrupt.  1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal Error Status Register.
1	Hot Low-to-High Enable— R/W.  0 = Corresponding status bit does not result in PCI interrupt.  1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal Error Status Register.
0	Auxiliary Low-to-High Enable—R/W.  0 = Corresponding status bit does not result in PCI interrupt.  1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal Error Status Register.



### 22.2.30 TSLOCK—Thermal Sensor Register Lock Control

Offset Address: TBARB+83h Attribute: R/W Default Value: 00h Size: 8 bit

Bit	Description
7:3	Reserved
2	<b>Lock Control</b> —R/W. This bit can only be set to a 0 by a host-partitioned reset. Writing a 0 to this bit has no effect.
	NOTE: CF9 warm reset is a host-partitioned reset.
1:0	Reserved

### 22.2.31 STS—Turbo Status (Mobile Only)

Offset Address: TBARB+98h Attribute: RO Default Value: 00000000h Size: 32 bit

Bits [31:1] in this register are received from the EC when it does the Write STS Register Command. See Section 5.22.2 for more details

Note that Write STS Register Command is a 48-bit transaction. The upper bits [47:32] of the write command are written into TC1 register at offset A8h.

### 22.2.32 SEC—Event Clear (Mobile Only)

Offset Address: TBARB+9Ch Attribute: RO, R/WO Default Value: 00h Size: 8 bit

Bit	Description
7:1	Reserved.
0	<b>Event Clear</b> —R/WO. When the Host writes a 1 to this bit, it clears bit 0 of the Turbo Status Register (STS.bit0, offset 98h)



### 22.2.33 TC3—Thermal Compares 3

Offset Address: TBARB+A4h Attribute: RO Default Value: 00000000h Size: 32 bit

Bits [31:0] of this register are set when an external controller (such as EC) does the Write Processor Core Temp Limits command. See Section 5.21.2 for more information.

Bit	Description
31:16	<b>Processor Core Thermal Compare Upper Limit—RO</b> . This is the upper limit used to compare against the processor core temperature. If the processor core temperature is greater than this value, then the PCH's TEMP_ALERT# signal is asserted if enabled.
15:0	<b>Processor Core Thermal Compare Lower Limit—RO</b> . This is the lower limit used to compare against the processor core temperature. If the processor core temperature is lower than this value, then the PCH's TEMP_ALERT# signal is asserted if enabled.

### 22.2.34 TC1—Thermal Compares 1

Offset Address: TBARB+A8h Attribute: RO Default Value: 00000000h Size: 32 bit

Bits [31:16] of this register are set when an external controller (such as EC) does the Write STS Register Command. See Section 5.21.2 for more info. Note that the Write STS Command are 48-bit transaction. The lower bits [31:0] are written into STS register at offset 50h.

Bits [15:0] of this register are set when an external controller (such as EC) does the Write Memory Controller/Graphics Temp Limits Command. See Section 5.21.2 for more information.

Bit	Description
31:26	Reserved
25:16 (Mobile Only)	Processor Power Limit (PSL)—R/W. The processor power limit encoded as a 10-bit, unsigned real number with a 1/10th-Watt granularity.  Example: 60.0 Watts would be encoded as 258h
15:8	Memory Controller/Graphics Thermal Compare Upper Limit—RO. This is the upper limit used to compare against the memory controller/graphics temperature. If the memory controller/graphics temperature is greater than this value, then the PCH's TEMP_ALERT# signal is asserted if enabled.
7:0	Memory Controller/Graphics Thermal Compare Lower Limit—RO. This is the lower limit used to compare against the memory controller/graphics temperature. If the memory controller/graphics temperature is lower than this value, then the PCH's TEMP_ALERT# signal is asserted if enabled.



### 22.2.35 TC2—Thermal Compares 2

Offset Address: TBARB+ACh Attribute: RO Default Value: 00000000h Size: 32 bit

Bits [31:16] of this register are set when an external controller (such as, EC) does the Write DIMM Temp Limits Command. See Section 5.21.2 for more info.

Bits [15:0] of this register are set when an external controller (such as EC) does the Write PCH Temp Limits Command. See Section 5.21.2 for more information.

Bit	Description
31:24	<b>DIMM Thermal Compare Upper Limit—RO</b> . This is the upper limit used to compare against the DIMM's temperature. If the DIMM's temperature is greater than this value, then the PCH's TEMP_ALERT# signal is asserted if enabled.
23:16	<b>DIMM Thermal Compare Lower Limit—RO</b> . This is the lower limit used to compare against the DIMM's temperature. If the DIMM's temperature is lower than this value, then the PCH's TEMP_ALERT# signal is asserted if enabled.
15:8	PCH Thermal Compare Upper Limit—RO. This is the upper limit used to compare against the PCH temperature. If the PCH temperature is greater than this value, then the PCH's TEMP_ALERT# signal is asserted if enabled.
7:0	PCH Thermal Compare Lower Limit—RO. This is the lower limit used to compare against the PCH temperature. If the PCH temperature is lower than this value, then the PCH's TEMP_ALERT# signal is asserted if enabled.

#### 22.2.36 DTV—DIMM Temperature Values

Offset Address: TBARB+B0h Attribute: RO Default Value: 0000000h Size: 32 bit

Bit	Description
31:24	<b>DIMM3 Temperature</b> —RO. The bits contain DIMM3 temperature data in absolute degrees Celsius.  These bits are data byte 8 provided to the external controller when it does a read over SMLink1. See Section 5.21.2 for more details.
23:16	<b>DIMM2 Temperature</b> —RO. The bits contain DIMM2 temperature data in absolute degrees Celsius.  These bits are data byte 7 provided to the external controller when it does a read over SMLink1. See Section 5.21.2 for more details.
15:8	<b>DIMM1 Temperature</b> —RO. The bits contain DIMM1 temperature data in absolute degrees Celsius.  These bits are data byte 6 provided to the external controller when it does a read over SMLink1. See Section 5.21.2 for more details.
7:0	<b>DIMMO Temperature</b> —RO. The bits contain DIMMO temperature data in absolute degrees Celsius.  These bits are data byte 5 provided to the external controller when it does a read over SMLink1. See Section 5.21.2 for more details.



### 22.2.37 ITV—Internal Temperature Values

Offset Address: TBARB+D8h Attribute: RO Default Value: 0000000h Size: 32 bit

Bit	Description
31:24	Reserved
23:16	Sequence Number—RO. Provides a sequence number which can be used by the host to detect if the ME FW has hung. The value will roll over to 00h from FFh. The count is updated at approximately 200 ms. Host SW can check this value and if it isn't incriminated over a second or so, software should assume that the ME FW is hung. NOTE: if the ME is reset, then this value will not change during the reset. After the reset is done, which may take up to 30 seconds, the ME may be on again and this value will start incrementing, indicating that the thermal values are valid again. These bits are data byte 9 provided to the external controller when it does a read over SMLink1. See Section 5.21.2 for more details.
15:8	Memory Controller/Graphics Temperature—RO. The bits contain memory controller/graphics temperature data in absolute degrees Celsius.  These bits are data byte 4 provided to the external controller when it does a read over SMLink1. See Section 5.21.2 for more details.
7:0	PCH Temperature—RO. The bits contain PCH temperature data in absolute degrees Celsius.  These bits are data byte 1 provided to the external controller when it does a read over SMLink1. See Section 5.21.2 for more details.





## 23 Intel<sup>®</sup> Management Engine Interface (MEI) Subsystem Registers (D22:F0)

# 23.1 First Intel Management Engine Interface (Intel® MEI) Configuration Registers (MEI—D22:F0)

Table 23-1. Intel® MEI Configuration Registers Address Map (MEI —D22:F0) (Sheet 1 of 2)

Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0010h	RO
08h	RID	Revision Identification	See register description	RO
09h-0Bh	CC	Class Code	0C8000h	RO
0Eh	HT	Header Type	00h	RO
10h-17h	MEIO_MBAR	MEIO MMIO Base Address	00000000 00000004h	R/W, RO
2Ch-2Dh	SVID	Subsystem Vendor ID	0000h	R/WO
2Eh-2Fh	SID	Subsystem ID	0000h	R/WO
34h	CAPP	Capabilities List Pointer	50h	RO
3Ch-3Dh	INTR	Interrupt Information	0000h	R/W, RO
3Eh-3Fh	MLMG	Maximum Latency/Minimum Grant	0000h	RO
40h-43h	HFS	Host Firmware Status	00000000h	RO
44h-47h	ME_UMA	Management Engine UMA Register	00000000h	RO
48-4Bh	GMES	General ME Status	00000000h	RO
4Ch-4Fh	H_GS	Host General Status	00000000h	RO
50h-51h	PID	PCI Power Management Capability ID	6001h	RO
52h-53h	PC	PCI Power Management Capabilities	C803h	RO
54h-55h	PMCS	PCI Power Management Control and Status	0008h	R/WC, R/W, RO



## Table 23-1. Intel® MEI Configuration Registers Address Map (MEI —D22:F0) (Sheet 2 of 2)

Offset	Mnemonic	Register Name	Default	Туре
8Ch-8Dh	MID	Message Signaled Interrupt Identifiers	0005h	RO
8Eh-8Fh	MC	Message Signaled Interrupt Message Control	0080h	R/W, RO
90h-93h	MA	Message Signaled Interrupt Message Address	00000000h	R/W, RO
94h-97h	MUA	Message Signaled InterruptUpper Address	00000000h	R/W
98h-99h	MD	Message Signaled Interrupt Message Data	0000h	R/W
A0h	HIDM	MEI Interrupt Delivery Mode	00h	R/W
BCh-BFh	HERS	MEI Extended Register Status	40000000h	RO
C0h-DFh	HER[1:8]	MEI Extended Register DW[1:8]	00000000h	RO

## 23.1.1 VID—Vendor Identification Register (MEI—D22:F0)

Address Offset: 00h-01h Attrib ute: RO
Default Value: 8086h Size: 16 bits

Bit	Description
15:0	Vendor ID (VID)—RO. This is a 16-bit value assigned to Intel.

## 23.1.2 DID—Device Identification Register (MEI—D22:F0)

Address Offset: 02h-03h Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID (DID)</b> —RO. This is a 16-bit value assigned to the Intel Management Engine Interface controller. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.



## 23.1.3 PCICMD—PCI Command Register (MEI—D22:F0)

Address Offset: 04h-05h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	Interrupt Disable (ID)—R/W. Disables this device from generating PCI line based interrupts. This bit does not have any effect on MSI operation.
9:3	Reserved
	Bus Master Enable (BME) — R/W.:
2	Controls the Intel MEI host controller's ability to act as a system memory master for data transfers. When this bit is cleared, Intel ME bus master activity stops and any active DMA engines return to an idle condition. This bit is made visible to firmware through the H_PCI_CSR register, and changes to this bit may be configured by the H_PCI_CSR register to generate an ME MSI. When this bit is 0, Intel MEI is blocked from generating MSI to the host CPU.  NOTE: This bit does not block Intel MEI accesses to ME-UMA; that is, writes or reads to the host and ME circular buffers through the read window and write window registers still cause ME backbone transactions to ME-UMA.
	Memory Space Enable (MSE)—R/W. Controls access to the Intel ME's memory mapped register space.
1	<ul> <li>0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted.</li> <li>1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers accepted.</li> </ul>
0	Reserved

## 23.1.4 PCISTS—PCI Status Register (MEI—D22:F0)

Address Offset: 06h-07h Attribute: RO Default Value: 0010h Size: 16 bits

Bit	Description
15:5	Reserved
4	Capabilities List (CL)—RO. Indicates the presence of a capabilities list, hardwired to 1.
3	Interrupt Status (IS)—RO. Indicates the interrupt status of the device.  0 = Interrupt is de-asserted.  1 = Interrupt is asserted.
2:0	Reserved



## 23.1.5 RID—Revision Identification Register (MEI—D22:F0)

Offset Address: 08h Attribute: RO Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

## 23.1.6 CC—Class Code Register (MEI—D22:F0)

Address Offset: 09h-0Bh Attribute: RO Default Value: 078000h Size: 24 bits

Bit	Description
23:16	Base Class Code (BCC)—RO. Indicates the base class code of the Intel MEI device.
15:8	Sub Class Code (SCC)—RO. Indicates the sub class code of the Intel MEI device.
7:0	<b>Programming Interface (PI)</b> —RO. Indicates the programming interface of the Intel MEI device.

## 23.1.7 HTYPE—Header Type Register (MEI—D22:F0)

Address Offset: 0Eh Attribute: RO Default Value: 80h Size: 8 bits

Bit	Description
7	Multi-Function Device (MFD)—RO. Indicates the Intel MEI host controller is part of a multifunction device.
6:0	Header Layout (HL)—RO. Indicates that the Intel MEI uses a target device layout.



### 23.1.8 MEIO\_MBAR—MEIO MMIO Base Address Register (MEI—D22:F0)

Address Offset: 10h-17h Attribute: R/W, RO Default Value: 000000000000000 Size: 64 bits

This register allocates space for the MEIO memory mapped registers.

Bit	Description
63:4	Base Address (BA)—R/W. Software programs this field with the base address of this region.
3	Prefetchable Memory (PM)—RO. Indicates that this range is not pre-fetchable.
2:1	<b>Type (TP)</b> —RO. Set to 10b to indicate that this range can be mapped anywhere in 64-bit address space.
0	<b>Resource Type Indicator (RTE)</b> —RO. Indicates a request for register memory space.

## 23.1.9 SVID—Subsystem Vendor ID Register (MEI—D22:F0)

Address Offset: 2Ch-2Dh Attribute: R/WO Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Subsystem Vendor ID (SSVID)</b> —R/WO. Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#.

## 23.1.10 SID—Subsystem ID Register (MEI—D22:F0)

Address Offset: 2Eh-2Fh Attribute: R/WO Default Value: 0000h Size: 16 bits

Bit	Description
15:0	Subsystem ID (SSID)—R/WO. Indicates the sub-system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#.

## 23.1.11 CAPP—Capabilities List Pointer Register (MEI—D22:F0)

Address Offset: 34h Attribute: RO Default Value: 50h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> —RO. Indicates that the pointer for the first entry in the capabilities list is at 50h in configuration space.



## 23.1.12 INTR—Interrupt Information Register (MEI—D22:F0)

Address Offset: 3Ch-3Dh Attribute: R/W, RO Default Value: 0100h Size: 16 bits

Bit	Description
15:8	Interrupt Pin (IPIN)—RO. This indicates the interrupt pin the Intel MEI host controller uses. The value of 01h selects INTA# interrupt pin.
7:0	Interrupt Line (ILINE)—R/W. Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register.

## 23.1.13 HFS—Host Firmware Status Register (MEI—D22:F0)

Address Offset: 40h-43h Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Host Firmware Status (HFS)</b> —RO. This register field is used by Firmware to reflect the operating environment to the host.

## 23.1.14 ME\_UMA—Management Engine UMA Register (MEI—D22:F0)

Address Offset: 44h-47h Attribute: RO Default Value: 8000000h Size: 32 bits

Bit	Description
31	<b>Reserved</b> — RO. Hardwired to 1. Can be used by host software to discover that this register is valid.
30:7	Reserved
16	ME UMA Size Valid - RO. This bit indicates that FW has written to the MUSZ field.
15:6	Reserved
5:0	ME UMA Size (MUSZ) - RO. This field reflect ME Firmware's desired size of MEUMA memory region. This field is set by ME firmware prior to core power bringup allowing BIOS to initialize memory.  000000b = 0 MB, No memory allocated to MEUMA  00001b = 1 MB  000010b = 2 MB  000100b = 4 MB  001000b = 8 MB  010000b = 16 MB  100000b = 32 MB



## 23.1.15 GMES—General ME Status (MEI—D22:F0)

Address Offset: 48h-4Bh Attribute: RO Default Value: 0000000h Size: 32 bits

Bit	Description
31:0	General ME Status (ME_GS)— RO. This field is populated by ME.

## 23.1.16 H\_GS—Host General Status (MEI—D22:F0)

Address Offset: 4Ch-4Fh Attribute: RO Default Value: 00000000h Size: 32 bits

	Bit	Description
5	31:0	<b>Host General Status(H_GS)</b> — RO. General Status of Host, this field is not used by Hardware

## 23.1.17 PID—PCI Power Management Capability ID Register (MEI—D22:F0)

Address Offset: 50h-51h Attribute: RO Default Value: 6001h Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> —RO. Value of 60h indicates the location of the next pointer.
7:0	Capability ID (CID)—RO. Indicates the linked list item is a PCI Power Management Register.



## 23.1.18 PC—PCI Power Management Capabilities Register (MEI—D22:F0)

Address Offset: 52h-53h Attribute: RO Default Value: C803h Size: 16 bits

Bit	Description
15:11	PME_Support (PSUP)—RO. This five-bit field indicates the power states in which the function may assert PME#. Intel MEI can assert PME# from any D-state except D1 or D2 which are not supported by Intel MEI.
10:9	Reserved
8:6	<b>Aux_Current (AC)</b> —RO. Reports the maximum Suspend well current required when in the D3 <sub>cold</sub> state. Value of 00b is reported.
5	<b>Device Specific Initialization (DSI)</b> —RO. Indicates whether device-specific initialization is required.
4	Reserved
3	PME Clock (PMEC)—RO. Indicates that PCI clock is not required to generate PME#.
2:0	<b>Version (VS)</b> —RO. Hardwired to 011b to indicate support for <i>Revision 1.2 of the PCI Power Management Specification</i> .

## 23.1.19 PMCS—PCI Power Management Control and Status Register (MEI—D22:F0)

Address Offset: 54h-55h Attribute: R/WC, R/W, RO

Default Value: 0008h Size: 16 bits

Bit	Description
15	PME Status (PMES)—R/WC. Bit is set by ME Firmware. Host software clears bit by writing '1' to bit. This bit is reset when CL_RST0# asserted.
14:9	Reserved
8	PME Enable (PMEE)—R/W. This bit is read/write and is under the control of host SW. It does not directly have an effect on PME events. However, this bit is shadowed so ME FW can monitor it. ME FW will not cause the PMES bit to transition to 1 while the PMEE bit is 0, indicating that host SW had disabled PME. This bit is reset when PLTRST# asserted.
7:4	Reserved
3	<b>No_Soft_Reset (NSR)</b> —RO. This bit indicates that when the Intel MEI host controller is transitioning from $D3_{hot}$ to D0 due to a power state command, it does not perform an internal reset. Configuration context is preserved.
2	Reserved
1:0	Power State (PS)—R/W. This field is used both to determine the current power state of the Intel MEI host controller and to set a new power state. The values are: $00 = D0$ state (default) $11 = D3_{hot}$ state  The D1 and D2 states are not supported for the Intel MEI host controller. When in the $D3_{hot}$ state, the Intel ME's configuration space is available, but the register memory spaces are not. Additionally, interrupts are blocked.



## 23.1.20 MID—Message Signaled Interrupt Identifiers Register (MEI—D22:F0)

Address Offset: 8Ch-8Dh Attribute: RO Default Value: 0005h Size: 16 bits

Bit	Description
15:8	Next Pointer (NEXT)—RO. Value of 00h indicates that this is the last item in the list.
7:0	Capability ID (CID)—RO. Capabilities ID indicates MSI.

### 23.1.21 MC—Message Signaled Interrupt Message Control Register (MEI—D22:F0)

Address Offset: 8Eh-8Fh Attribute: R/W, RO Default Value: 0080h Size: 16 bits

Bit	Description	
15:8	Reserved.	
7	<b>64 Bit Address Capable</b> (C64)—RO. Specifies that function is capable of generating 64-bit messages.	
6:1	Reserved	
0	MSI Enable (MSIE)—R/W. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts.	

# 23.1.22 MA—Message Signaled Interrupt Message Address Register (MEI—D22:F0)

Address Offset: 90h-93h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description	
31:2	Address (ADDR)—R/W. Lower 32 bits of the system specified message address, always DW aligned.	
1:0	Reserved.	

## 23.1.23 MUA—Message Signaled Interrupt Upper Address Register (MEI—D22:F0)

Address Offset: 94h-97h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Upper Address (UADDR)</b> —R/W. Upper 32 bits of the system specified message address, always DW aligned.



## 23.1.24 MD—Message Signaled Interrupt Message Data Register (MEI—D22:F0)

Address Offset: 98h-99h Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Data (DATA)</b> —R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven during the data phase of the MSI memory write transaction.

## 23.1.25 HIDM—MEI Interrupt Delivery Mode (MEI—D22:F0)

Address Offset: A0h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description	
7:2	Reserved.	
1	MEI Interrupt Delivery Mode (HIDM)—R/W. These bits control what type of interrupt the Intel MEI will send when ARC writes to set the M_IG bit in AUX space. They are interpreted as follows:  00 = Generate Legacy or MSI interrupt  01 = Generate SCI  10 = Generate SMI	
0	Synchronous SMI Occurrence (SSMIO)—R/WC. This bit is used by firmware to indicate that a synchronous SMI source has been triggered. Host BIOS SMM handler can use this bit as status indication and dear it once processing is completed. A write of 1 from host SW clears this status bit.  NOTE: It is possible that an async SMI has occurred prior to sync SMI occurrence and when the BIOS enters the SMM handler, it is possible that both bit 0 and bit 1 of this register could be set.	



## 23.1.26 HERES - MEI Extend Register Status (MEI-D22:F0)

Address Offset: BCh-BFh Attribute: RO Default Value: 00h Size: 32 bits

Bit	Description	
31	<b>Extend Register Valid (ERV)</b> .  Set by firmware after all firmware has been loaded. If ERA field is SHA-1, the result of the extend operation is in HER:5-1. If ERA field is SHA-256, the result of the extend operation is in HER:8-1.	
30	Extend Feature Present (EFP).  This bit is hardwired to 1 to allow driver software to easily detect the chipset supports the Extend Register FW measurement feature.	
29:4	Reserved	
3:0	Extend Register Algorithm (ERA).  This field indicates the hash algorithm used in the FW measurement extend operations. Encodings are:  0h = SHA-1 2h = SHA-256 Other values = Reserved.	

## 23.1.27 HERX—MEI Extend Register DWX (MEI—D22:F0)

Address Offset: HER1: C0h-C3h Attribute: RO

HER2: C4h-C7h HER3: C8h-CBh HER4: CCh-CFh HER5: D0h-D3h HER6: D4h-D7h HER7: D8h-DBh HER8: DCh-DFh

Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	Extend Register DWX (ERDWX). Nth DWORD result of the extend operation.
	NOTE: Extend Operation is HER[5:1] if using SHA-1. If using SHA-2 then Extend Operation is HER[8:1]



# 23.2 Second Management Engine Interface (MEI1) Configuration Registers (MEI—D22:F1)

Table 23-1. MEI1 Configuration Registers Address Map (MEI —D22:F1)

Offset	Mnemonic	Register Name	Default	Туре
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0010h	RO
08h	RID	Revision Identification	See register description	RO
09h-0Bh	CC	Class Code	0C8000h	RO
0Eh	HT	Header Type	00h	RO
10h-17h	MEI1_MBAR	MEIO MMIO Base Address	00000000 00000004h	R/W, RO
2Ch-2Dh	SVID	Subsystem Vendor ID	0000h	R/WO
2Eh-2Fh	SID	Subsystem ID	0000h	R/WO
34h	CAPP	Capabilities List Pointer	50h	RO
3Ch-3Dh	INTR	Interrupt Information	0000h	R/W, RO
3Eh-3Fh	MLMG	Maximum Latency/Minimum Grant	0000h	RO
40h-43h	HFS	Host Firmware Status	00000000h	RO
48-4Bh	GMES	General ME Status	00000000h	RO
4Ch-4Fh	H_GS	Host General Status	00000000h	RO
50h-51h	PID	PCI Power Management Capability ID	6001h	RO
52h-53h	PC	PCI Power Management Capabilities	C803h	RO
54h-55h	PMCS	PCI Power Management Control and Status	0008h	R/WC, R/W, RO
8Ch-8Dh	MID	Message Signaled Interrupt Identifiers	0005h	RO
8Eh-8Fh	MC	Message Signaled Interrupt Message Control	0080h	R/W, RO
90h-93h	MA	Message Signaled Interrupt Message Address	00000000h	R/W, RO
94h-97h	MUA	Message Signaled InterruptUpper Address	00000000h	R/W
98h-99h	MD	Message Signaled Interrupt Message Data	0000h	R/W
A0h	HIDM	MEI Interrupt Delivery Mode	00h	R/W
BC-BF	HERS	MEI Extended Register Status	40000000h	RO
C0-DF	HER[1:8]	MEI Extended Register DW[1:8]	00000000h	RO



## 23.2.1 VID—Vendor Identification Register (MEI—D22:F1)

Address Offset: 00h-01h Attribute: RO
Default Value: 8086h Size: 16 bits

Bit	Description
15:0	Vendor ID (VID)—RO. This is a 16-bit value assigned to Intel.

## 23.2.2 DID—Device Identification Register (MEI—D22:F1)

Address Offset: 02h-03h Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID (DID)</b> —RO. This is a 16-bit value assigned to the Intel Management Engine Interface controller. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.

## 23.2.3 PCICMD—PCI Command Register (MEI—D22:F1)

Address Offset: 04h-05h Attribute: R/W, RO Default Value: 0000h Size: 16 bits

Bit	Description		
15:11	Reserved		
10	Interrupt Disable (ID)—R/W. Disables this device from generating PCI line based interrupts. This bit does not have any effect on MSI operation.		
9:3	Reserved		
2	Bus Master Enable (BME) — R/W. Controls the Intel MEI host controller's ability to act as a system memory master for data transfers. When this bit is cleared, Intel MEI bus master activity stops and any active DMA engines return to an idle condition. This bit is made visible to firmware through the H_PCI_CSR register, and changes to this bit may be configured by the H_PCI_CSR register to generate an ME MSI. When this bit is 0, Intel MEI is blocked from generating MSI to the host CPU.  NOTE: This bit does not block Intel MEI accesses to ME-UMA; that is, writes or reads to the host and ME circular buffers through the read window and write window registers still cause ME backbone transactions to ME-UMA.		
1	Memory Space Enable (MSE)—R/W. Controls access to the Intel ME's memory mapped register space.  0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted.  1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers accepted.		
0	Reserved		



## 23.2.4 PCISTS—PCI Status Register (MEI—D22:F1)

Address Offset: 06h-07h Attribute: RO Default Value: 0010h Size: 16 bits

Bit	Description
15:5	Reserved
4	Capabilities List (CL)—RO. Indicates the presence of a capabilities list, hardwired to 1.
3	Interrupt Status RO. Indicates the interrupt status of the device.  0 = Interrupt is de-asserted.  1 = Interrupt is asserted.
2:0	Reserved

## 23.2.5 RID—Revision Identification Register (MEI—D22:F1)

Offset Address: 08h Attribute: RO
Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Revision ID Register

### 23.2.6 CC—Class Code Register (MEI—D22:F1)

Address Offset: 09h-0Bh Attribute: RO Default Value: 078000h Size: 24 bits

Bit	Description
23:16	Base Class Code (BCC)—RO. Indicates the base class code of the Intel MEI device.
15:8	Sub Class Code (SCC)—RO. Indicates the sub class code of the Intel MEI device.
7:0	<b>Programming Interface (PI)</b> —RO. Indicates the programming interface of the Intel MEI device.

## 23.2.7 HTYPE—Header Type Register (MEI—D22:F1)

Address Offset: 0Eh Attribute: RO Default Value: 80h Size: 8 bits

Bit	Description
7	<b>Multi-Function Device</b> (MFD)—RO. Indicates the Intel MEI host controller is part of a multifunction device.
6:0	Header Layout (HL)—RO. Indicates that the Intel MEI uses a target device layout.



### 23.2.8 MEI\_MBAR—MEI MMIO Base Address Register (MEI—D22:F1)

Address Offset: 10h-17h Attribute: R/W, RO Default Value: 000000000000000 Size: 64 bits

This register allocates space for the Intel MEI memory mapped registers.

Bit	Description
63:4	Base Address (BA)—R/W. Software programs this field with the base address of this region.
3	Prefetchable Memory (PM)—RO. Indicates that this range is not pre-fetchable.
2:1	<b>Type (TP)</b> —RO. Set to 10b to indicate that this range can be mapped anywhere in 64-bit address space.
0	<b>Resource Type Indicator (RTE)</b> —RO. Indicates a request for register memory space.

## 23.2.9 SVID—Subsystem Vendor ID Register (MEI—D22:F1)

Address Offset: 2Ch-2Dh Attribute: R/WO Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Subsystem Vendor ID (SSVID)</b> —R/WO. Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#.

## 23.2.10 SID—Subsystem ID Register (MEI—D22:F1)

Address Offset: 2Eh-2Fh Attribute: R/WO Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Subsystem ID (SSID)</b> —R/WO. Indicates the sub-system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#.

## 23.2.11 CAPP—Capabilities List Pointer Register (MEI—D22:F1)

Address Offset: 34h Attribute: RO
Default Value: 50h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> —RO. Indicates that the pointer for the first entry in the capabilities list is at 50h in configuration space.



## 23.2.12 INTR—Interrupt Information Register (MEI—D22:F1)

Address Offset: 3Ch-3Dh Attribute: R/W, RO Default Value: 0100h Size: 16 bits

Bit	Description
15:	Interrupt Pin (IPIN)—RO. This field indicates the interrupt pin the Intel MEI host controller uses. The value of 01h selects INTA# interrupt pin.
7:0	Interrupt Line (ILINE)—R/W. Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register.

## 23.2.13 HFS—Host Firmware Status Register (MEI—D22:F1)

Address Offset: 40h-43h Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Host Firmware Status (HFS)</b> —RO. This register field is used by Firmware to reflect the operating environment to the host.

## 23.2.14 GMES—General ME Status (MEI—D22:F1)

Address Offset: 48h-4Bh Attribute: RO Default Value: 0000000h Size: 32 bits

	Bit	Description
ſ	31:0	General ME Status (ME_GS)— RO. This field is populated by ME.

## 23.2.15 H\_GS—Host General Status (MEI—D22:F1)

Address Offset: 4Ch-4Fh Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Host General Status(H_GS)</b> — RO. General Status of Host, this field is not used by Hardware



## 23.2.16 PID—PCI Power Management Capability ID Register (MEI—D22:F1)

Address Offset: 50h-51h Attribute: RO
Default Value: 6001h Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> —RO. Value of 60h indicates the location of the next pointer.
7:0	Capability ID (CID)—RO. Indicates the linked list item is a PCI Power Management Register.

## 23.2.17 PC—PCI Power Management Capabilities Register (MEI—D22:F1)

Address Offset: 52h-53h Attribute: RO Default Value: C803h Size: 16 bits

Bit	Description			
15:11	<b>PME_Support (PSUP)</b> —RO. This five-bit field indicates the power states in which the function may assert PME#. Intel MEI can assert PME# from any D-state except D1 or D2 which are not supported by Intel MEI.			
10:9	Reserved			
8:6	<b>Aux_Current (AC)</b> —RO. Reports the maximum Suspend well current required when in the D3 <sub>cold</sub> state. Value of 00b is reported.			
5	<b>Device Specific Initialization (DSI)</b> —RO. Indicates whether device-specific initialization is required.			
4	Reserved			
3	PME Clock (PMEC)—RO. Indicates that PCI clock is not required to generate PME#.			
2:0	<b>Version (VS)</b> —RO. Hardwired to 011b to indicate support for <i>Revision 1.2 of the PCI Power Management Specification</i> .			



## 23.2.18 PMCS—PCI Power Management Control and Status Register (MEI—D22:F1)

Address Offset: 54h-55h Attribute: R/WC, R/W, RO

Default Value: 0008h Size: 16 bits

Bit	Description				
15	PME Status (PMES)—R/WC. Bit is set by ME Firmware. Host software clears bit by writing 1 to bit.  This bit is reset when CL_RST0# asserted.				
14:9	Reserved				
8	PME Enable (PMEE)—R/W. This bit is read/write and is under the control of host SW. It does not directly have an effect on PME events. However, this bit is shadowed so ME FW can monitor it. ME FW will not cause the PMES bit to transition to 1 while the PMEE bit is 0, indicating that host SW had disabled PME. This bit is reset when PLTRST# asserted.				
7:4	Reserved				
3	<b>No_Soft_Reset (NSR)</b> —RO. This bit indicates that when the Intel MEI host controller is transitioning from D3 <sub>hot</sub> to D0 due to a power state command, it does not perform an internal reset. Configuration context is preserved.				
2	Reserved				
1:0	Power State (PS)—R/W. This field is used both to determine the current power state of the Intel MEI host controller and to set a new power state. The values are: $00 = D0$ state (default) $11 = D3_{hot}$ state  The D1 and D2 states are not supported for the Intel MEI host controller. When in the $D3_{hot}$ state, the Intel ME's configuration space is available, but the register memory spaces are not. Additionally, interrupts are blocked.				

## 23.2.19 MID—Message Signaled Interrupt Identifiers Register (MEI—D22:F1)

Address Offset: 8Ch-8Dh Attribute: RO Default Value: 0005h Size: 16 bits

Bit	Description			
15:8	<b>Next Pointer (NEXT)</b> —RO. Value of 00h indicates that this is the last item in the list.			
7:0	Capability ID (CID)—RO. Capabilities ID indicates MSI.			



## 23.2.20 MC—Message Signaled Interrupt Message Control Register (MEI—D22:F1)

Address Offset: 8Eh-8Fh Attribute: R/W, RO Default Value: 0080h Size: 16 bits

Bit	Description			
15:8	Reserved.			
7	<b>64 Bit Address Capable</b> (C64)—RO. Specifies that function is capable of generating 64-bit messages.			
6:1	Reserved			
0	MSI Enable (MSIE)—R/W. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts.			

# 23.2.21 MA—Message Signaled Interrupt Message Address Register (MEI—D22:F1)

Address Offset: 90h-93h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:2	Address (ADDR)—R/W. Lower 32 bits of the system specified message address, always DW aligned.
1:0	Reserved.

## 23.2.22 MUA—Message Signaled Interrupt Upper Address Register (MEI—D22:F1)

Address Offset: 94h-97h Attribute: R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Upper Address (UADDR)</b> —R/W. Upper 32 bits of the system specified message address, always DW aligned.

## 23.2.23 MD—Message Signaled Interrupt Message Data Register (MEI—D22:F1)

Address Offset: 98h-99h Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Data (DATA)</b> —R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven during the data phase of the MSI memory write transaction.



## 23.2.24 HIDM—MEI Interrupt Delivery Mode (MEI—D22:F1)

Address Offset: A0h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description				
7:2	Reserved.				
1	Intel MEI Interrupt Delivery Mode (HIDM)—R/W. These bits control what type of interrupt the Intel MEI will send when ARC writes to set the M_IG bit in AUX space. They are interpreted as follows:  00 = Generate Legacy or MSI interrupt 01 = Generate SCI 10 = Generate SMI				
0	Synchronous SMI Occurrence (SSMIO)—R/WC. This bit is used by firmware to indicate that a synchronous SMI source has been triggered. Host BIOS SMM handler can use this bit as status indication and clear it once processing is completed. A write of 1 from host SW clears this status bit.  NOTE: It is possible that an async SMI has occurred prior to sync SMI occurrence and when the BIOS enters the SMM handler, it is possible that both bit 0 and bit 1 of this register could be set.				

## 23.2.25 HERES - MEI Extend Register Status (MEI-D22:F1)

Address Offset: BCh-BFh Attribute: RO Default Value: 00h Size: 32 bits

Bit	Description				
31	<b>Extend Register Valid (ERV)</b> . Set by firmware after all firmware has been loaded. If ERA field is SHA-1, the result of the extend operation is in HER:5-1. If ERA field is SHA-256, the result of the extend operation is in HER:8-1.				
30	<b>Extend Feature Present (EFP).</b> This bit is hardwired to 1 to allow driver software to easily detect the chipset supports the Extend Register FW measurement feature.				
29:4	Reserved				
3:0	Extend Register Algorithm (ERA). This field indicates the hash algorithm used in the FW measurement extend operations. Encodings are:  0h = SHA-1 2h = SHA-256 Other values = Reserved.				



### 23.2.26 HERX—MEI Extend Register DWX (MEI—D22:F1)

Address Offset: HER1: C0h-C3h Attribute: RO

HER2: C4h-C7h HER3: C8h-CBh HER4: CCh-CFh HER5: D0h-D3h HER6: D4h-D7h HER7: D8h-DBh HER8: DCh-DFh

Default Value: 00000000h Size: 32 bits

Bit	Description			
31:0	Extend Register DWX (ERDWX): Xth DWORD result of the extend operation.			
31.0	NOTE: Extend Operation is HER[5:1] if using SHA-1. If using SHA-2, then Extend Operation is HER[8:1]			

### 23.3 MEIO\_MBAR—MEIO MMIO Registers

These MMIO registers are accessible starting at the MEI MMIO Base Address (MEI\_MBAR) which gets programmed into D22:F0:Offset 10-17h. These registers are reset by PLTRST# unless otherwise noted.

#### Table 23-2. MEI MMIO Register Address Map (VE—D23:F0)

MEI_MBAR+Of fset	Mnemonic	Register Name	Default	Туре
00-03h	H_CB_WW	Host Circular Buffer Write Window	00000000h	RO
04h-07h	H_CSR	Host Control Status	02000000h	R/W, R/WC, RO
08h-0Bh	ME_CB_RW	ME Circular Buffer Read Window	00000000h	RO
0Ch-0Fh	ME CSR_HA	ME Control Status Host Access	02000000h	RO

## 23.3.1 H\_CB\_WW—Host Circular Buffer Write Window (MEI MMIO Register)

Address Offset: MEI0\_MBAR + 00h Attribute: RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	Host Circular Buffer Write Window Field (H_CB_WWF). This bit field is for host to write into its circular buffer. The host's circular buffer is located at the ME subsystem address specified in the Host CB Base Address register. This field is write only, reads will return arbitrary data. Writes to this register will increment the H_CBWP as long as ME_RDY is 1. When ME_RDY is 0, writes to this register have no effect and are not delivered to the H_CB, nor is H_CBWP incriminated.



## 23.3.2 H\_CSR—Host Control Status (MEI MMIO Register)

Address Offset: MEIO\_MBAR + 04h Attribute: RO Default Value: 02000000h Size: 32 bits

Bit	Description	
31:24	Host Circular Buffer Depth (H_CBD)—RO. This field indicates the maximum number of 32 bit entries available in the host circular buffer (H_CB). Host software uses this field along with the H_CBRP and H_CBWP fields to calculate the number of valid entries in the H_CB to read or # of entries available for write.  This field is implemented with a "1-hot" scheme. Only one bit will be set to a "1" at a	
	time. Each bit position represents the value n of a buffer depth of $(2^n)$ . For example, when bit# 1 is 1, the buffer depth is 2; when bit#2 is 1, the buffer depth is 4, etc. The allowed buffer depth values are 2, 4, 8, 16, 32, 64 and 128.	
23:16	<b>Host CB Write Pointer (H_CBWP)</b> . Points to next location in the H_CB for host to write the data. Software uses this field along with H_CBRP and H_CBD fields to calculate the number of valid entries in the H_CB to read or number of entries available for write.	
15:8	Host CB Read Pointer (H_CBRP). Points to next location in the H_CB where a valid data is available for embedded controller to read. Software uses this field along with H_CBWR and H_CBD fields to calculate the number of valid entries in the host CB to read or number of entries available for write.	
7:5	Reserved Must be programmed to zero	
4	<b>Host Reset (H_RST)</b> . Setting this bit to 1 will initiate a Intel MEI reset sequence to get the circular buffers into a known good state for host and ME communication. When this bit transitions from 0 to 1, hardware will clear the H_RDY and ME_RDY bits.	
3	Host Ready (H_RDY). This bit indicates that the host is ready to process messages.	
2	<b>Host Interrupt Generate (H_IG)</b> . Once message(s) are written into its CB, the host sets this bit to one for the HW to set the ME_IS bit in the ME_CSR and to generate an interrupt message to ME. HW will send the interrupt message to ME only if the ME_IE is enabled. HW then clears this bit to 0.	
1	Host Interrupt Status (H_IS). Hardware sets this bit to 1 when ME_IG bit is set to 1. Host clears this bit to 0 by writing a 1 to this bit position. H_IE has no effect on this bit.	
0	<b>Host Interrupt Enable (H_IE)</b> . Host sets this bit to 1 to enable the host interrupt (INTR# or MSI) to be asserted when H_IS is set to 1.	

## 23.3.3 ME\_CB\_RW—ME Circular Buffer Read Window (MEI MMIO Register)

Address Offset: MEIO\_MBAR + 08h Attribute: RO Default Value: FFFFFFFh Size: 32 bits

Bit	Description		
31:0	ME Circular Buffer Read Window Field (ME_CB_RWF). This bit field is for host to read from the ME Circular Buffer. The ME's circular buffer is located at the ME subsystem address specified in the ME CB Base Address register. This field is read only, writes have no effect. Reads to this register will increment the ME_CBRP as long as ME_RDY is 1. When ME_RDY is 0, reads to this register have no effect, all 1s are returned, and ME_CBRP is not incremented.		



## 23.3.4 ME CSR\_HA—ME Control Status Host Access (MEI MMIO Register)

Address Offset: MEIO\_MBAR + 0Ch Attribute: RO Default Value: 02000000h Size: 32 bits

Bit	Description	
31:24	ME Circular Buffer Depth Host Read Access (ME_CBD_HRA).  Host read only access to ME_CBD.	
23:16	ME CB Write Pointer Host Read Access (ME_CBWP_HRA).  Host read only access to ME_CBWP.	
15:8	ME CB Read Pointer Host Read Access (ME_CBRP_HRA).  Host read only access to ME_CBRP.	
7:5	Reserved	
4	ME Reset Host Read Access (ME_RST_HRA).  Host read access to ME_RST.	
3	ME Ready Host Read Access (ME_RDY_HRA): Host read access to ME_RDY.	
2	ME Interrupt Generate Host Read Access (ME_IG_HRA).  Host read only access to ME_IG.	
1	ME Interrupt Status Host Read Access (ME_IS_HRA). Host read only access to ME_IS.	
0	ME Interrupt Enable Host Read Access (ME_IE_HRA).  Host read only access to ME_IE.	

### 23.4 MEI1\_MBAR—MEI0 MMIO Registers

These MMIO registers are accessible starting at the MEI1 MMIO Base Address (MEI1\_MBAR) which gets programmed into D22:F1:Offset 10-17h. These registers are reset by PLTRST# unless otherwise noted.

Table 23-3. MEI MMIO Register Address Map (VE—D23:F0)

MEI_MBAR+ Offset	Mnemonic	Register Name	Default	Туре
00-03h	00-03h H_CB_WW Host Circular Buffer Write Window		00000000h	RO
04h-07h	H_CSR	Host Control Status	02000000h	R/W, R/WC, RO
08h-0Bh	08h-0Bh ME_CB_RW ME Circular Buffer Read Window 00		00000000h	RO
0Ch-0Fh	ME CSR_HA	ME Control Status Host Access	02000000h	RO



## 23.4.1 H\_CB\_WW—Host Circular Buffer Write Window (MEI MMIO Register)

Bit	Description		
31:0	Host Circular Buffer Write Window Field (H_CB_WWF). This bit field is for host to write into its circular buffer. The host's circular buffer is located at the ME subsystem address specified in the Host CB Base Address register. This field is write only, reads will return arbitrary data. Writes to this register will increment the H_CBWP as long as ME_RDY is 1. When ME_RDY is 0, writes to this register have no effect and are not delivered to the H_CB, nor is H_CBWP incremented.		

## 23.4.2 H\_CSR—Host Control Status (MEI MMIO Register)

Address Offset: MEI1\_MBAR + 04h Attribute: RO Default Value: 02000000h Size: 32 bits

Bit	Description		
31:24	Host Circular Buffer Depth (H_CBD)—RO. This field indicates the maximum number of 32 bit entries available in the host circular buffer (H_CB). Host software uses this field along with the H_CBRP and H_CBWP fields to calculate the number of valid entries in the H_CB to read or # of entries available for write.		
	NOTE: This field is implemented with a "1-hot" scheme. Only one bit will be set to a 1 at a time. Each bit position represents the value n of a buffer depth of (2^n). For example, when bit# 1 is 1, the buffer depth is 2; when bit#2 is 1, the buffer depth is 4, etc. The allowed buffer depth values are 2, 4, 8, 16, 32, 64 and 128.		
23:16	<b>Host CB Write Pointer (H_CBWP)</b> . Points to next location in the H_CB for host to write the data. Software uses this field along with H_CBRP and H_CBD fields to calculate the number of valid entries in the H_CB to read or number of entries available for write.		
15:8	Host CB Read Pointer (H_CBRP). Points to next location in the H_CB where a valid data is available for embedded controller to read. Software uses this field along with H_CBWR and H_CBD fields to calculate the number of valid entries in the host CB to read or number of entries available for write.		
7:5	Reserved Must be programmed to zero		
4	<b>Host Reset (H_RST)</b> . Setting this bit to 1 will initiate a Intel MEI reset sequence to get the circular buffers into a known good state for host and ME communication. When this bit transitions from 0 to 1, hardware will clear the H_RDY and ME_RDY bits.		
3	<b>Host Ready (H_RDY)</b> . This bit indicates that the host is ready to process messages.		
2	<b>Host Interrupt Generate (H_IG)</b> . Once message(s) are written into its CB, the host sets this bit to one for the HW to set the ME_IS bit in the ME_CSR and to generate an interrupt message to ME. HW will send the interrupt message to ME only if the ME_IE is enabled. HW then clears this bit to 0.		
1	Host Interrupt Status (H_IS). Hardware sets this bit to 1 when ME_IG bit is set to 1. Host clears this bit to 0 by writing a 1 to this bit position. H_IE has no effect on this bit.		
0 Host Interrupt Enable (H_IE). Host sets this bit to 1 to enable the host int (INTR# or MSI) to be asserted when H_IS is set to 1.			



## 23.4.3 ME\_CB\_RW—ME Circular Buffer Read Window (MEI MMIO Register)

Address Offset: MEI1\_MBAR + 08h Attribute: RO Default Value: FFFFFFFh Size: 32 bits

Bit	Description		
31:0	ME Circular Buffer Read Window Field (ME_CB_RWF). This bit field is for host to read from the ME Circular Buffer. The ME's circular buffer is located at the ME subsystem address specified in the ME CB Base Address register. This field is read only, writes have no effect. Reads to this register will increment the ME_CBRP as long as ME_RDY is 1. When ME_RDY is 0, reads to this register have no effect, all 1s are returned, and ME_CBRP is not incremented.		

## 23.4.4 ME CSR\_HA—ME Control Status Host Access (MEI MMIO Register)

Address Offset: MEI1\_MBAR + 0Ch Attribute: RO Default Value: 02000000h Size: 32 bits

Bit	Description	
31:24	ME Circular Buffer Depth Host Read Access (ME_CBD_HRA).  Host read only access to ME_CBD.	
23:16	ME CB Write Pointer Host Read Access (ME_CBWP_HRA).  Host read only access to ME_CBWP.	
15:8	ME CB Read Pointer Host Read Access (ME_CBRP_HRA).  Host read only access to ME_CBRP.	
7:5	Reserved	
4	ME Reset Host Read Access (ME_RST_HRA).  Host read access to ME_RST.	
3	ME Ready Host Read Access (ME_RDY_HRA).  Host read access to ME_RDY.	
2	ME Interrupt Generate Host Read Access (ME_IG_HRA).  Host read only access to ME_IG.	
1	ME Interrupt Status Host Read Access (ME_IS_HRA).  Host read only access to ME_IS.	
0	ME Interrupt Enable Host Read Access (ME_IE_HRA).  Host read only access to ME_IE.	



## 23.5 IDE Function for Remote Boot and Installations PT IDER Registers (IDER—D22:F2)

Table 23-4. IDE Function for remote boot and Installations PT IDER Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Attribute
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	RO, R/W
06h-07h	PCISTS	PCI Status	00B0h	RO
08h	RID	Revision ID	See register description	RO
09-0Bh	CC	Class Codes	010185h	RO
0Ch	CLS	Cache Line Size	00h	RO
0Dh	PLT	Primary Latency Timer	00h	RO
10-13h	PCMDBA	Primary Command Block IO Bar	00000001h	RO, R/W
14-17h	PCTLBA	Primary Control Block Base Address	0000001h	RO, R/W
18-1Bh	SCMDBA	Secondary Command Block Base Address	00000001h	RO, R/W
1C-1Fh	SCTLBA	Secondary Control Block base Address	00000001h	RO, R/W
20-23h	LBAR	Legacy Bus Master Base Address	0000001h	RO, R/W
2C-2Fh	SS	Sub System Identifiers	00008086h	R/WO
30-33h	EROM	Expansion ROM Base Address	00000000h	RO
34h	CAP	Capabilities Pointer	C8h	RO
3C-3Dh	INTR	Interrupt Information	0300h	R/W, RO
C8-C9h	PID	PCI Power Management Capability ID	D001h	RO
CA-CBh	PC	PCI Power Management Capabilities	0023h	RO
CC-CFh	PMCS	PCI Power Management Control and Status	00000000h	RO, R/W, RO/V
D0-D1h	MID	Message Signaled Interrupt Capability ID	0005h	RO
D2-D3h	MC	Message Signaled Interrupt Message Control	0080h	RO, R/W
D4-D7h	MA	Message Signaled Interrupt Message Address	00000000h	R/W, RO
D8-DBh	MAU	Message Signaled Interrupt Message Upper Address	00000000h	RO, R/W
DC-DDh	MD	Message Signaled Interrupt Message Data	0000h	R/W



### 23.5.1 VID—Vendor Identification Register (IDER—D22:F2)

Address Offset: 00-01h Attribute: RO Default Value: 8086h Size: 16 bits

Bit	Description
15:0	Vendor ID (VID)—RO. This is a 16-bit value assigned by Intel.

#### 23.5.2 DID - Device Identification Register (IDER—D22:F2)

Address Offset: 02-03h Attribute: RO
Default Value: See bit description Size: 16 bits

Bit	Description
31:16	<b>Device ID (DID)</b> —RO. This is a 16-bit value assigned to the PCH IDER controller. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.

#### 23.5.3 PCICMD— PCI Command Register (IDER—D22:F2)

Address Offset: 04-05h Attribute: RO, R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	Interrupt Disable (ID)—R/W. This disables pin-based INTx# interrupts. This bit has no effect on MSI operation. When set, internal INTx# messages will not be generated. When cleared, internal INTx# messages are generated if there is an interrupt and MSI is not enabled.
9:3	Reserved
2	<b>Bus Master Enable (BME)</b> —RO. This bit controls the PT function's ability to act as a master for data transfers. This bit does not impact the generation of completions for split transaction commands.
1	<b>Memory Space Enable (MSE)</b> —RO. PT function does not contain target memory space.
0	I/O Space enable (IOSE)—RO. This bit controls access to the PT function's target I/O space.



#### 23.5.4 PCISTS—PCI Device Status Register (IDER—D22:F2)

Address Offset: 06-07h Attribute: RO Default Value: 00B0h Size: 16 bits

Bit	Description
15:11	Reserved
10:9	<b>DEVSEL# Timing Status (DEVT)</b> —RO. This bit controls the device select time for the PT function's PCI interface.
8:5	Reserved
4	<b>Capabilities List (CL)</b> —RO. This bit indicates that there is a capabilities pointer implemented in the device.
3	Interrupt Status (IS)—RO. This bit reflects the state of the interrupt in the function. Setting of the Interrupt Disable bit to 1 has no affect on this bit. Only when this bit is a 1 and ID bit is 0 is the INTc interrupt asserted to the Host.
2:0	Reserved

#### 23.5.5 RID—Revision Identification Register (IDER—D22:F2)

Address Offset: 08h Attribute: RO
Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> —RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.

### 23.5.6 CC—Class Codes Register (IDER—D22:F2)

Address Offset: 09-0Bh Attribute: RO Default Value: 010185h Size: 24 bits

Bit	Description
23:16	<b>Base Class Code (BCC)</b> —RO This field indicates the base class code of the IDER host controller device.
15:8	<b>Sub Class Code (SCC)</b> —RO This field indicates the sub class code of the IDER host controller device.
7:0	<b>Programming Interface (PI)</b> —RO This field indicates the programming interface of the IDER host controller device.

#### 23.5.7 CLS—Cache Line Size Register (IDER—D22:F2)

Address Offset: 0Ch Attribute: RO
Default Value: 00h Size: 8 bits

Bit	Description
7:0	Cache Line Size (CLS)—RO. All writes to system memory are Memory Writes.



## 23.5.8 PCMDBA—Primary Command Block IO Bar Register (IDER—D22:F2)

Address Offset: 10-13h Attribute: RO, R/W Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	Base Address (BAR)—R/W Base Address of the BAR0 I/O space (8 consecutive I/O locations).
2:1	Reserved
0	Resource Type Indicator (RTE)—RO. This bit indicates a request for I/O space.

## 23.5.9 PCTLBA—Primary Control Block Base Address Register (IDER—D22:F2)

Address Offset: 14-17h Attribute: RO, R/W Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:2	Base Address (BAR)—R/W. Base Address of the BAR1 I/O space (4 consecutive I/O locations)
1	Reserved
0	Resource Type Indicator (RTE)—RO. This bit indicates a request for I/O space

## 23.5.10 SCMDBA—Secondary Command Block Base Address Register (IDER—D22:F2)

Address Offset: 18-1Bh Attribute: RO, R/W Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address (BAR)</b> —R/W. Base Address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	Resource Type Indicator (RTE)—RO. This bit indicates a request for I/O space.



## 23.5.11 SCTLBA—Secondary Control Block base Address Register (IDER—D22:F2)

Address Offset: 1C-1Fh Attribute: RO, R/W Default Value: 00000001h1 Size: 32 bits

Bit	Description
31:16	Reserved
15:2	Base Address (BAR)—R/W. Base Address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	Resource Type Indicator (RTE)—RO. This bit indicates a request for I/O space.

## 23.5.12 LBAR—Legacy Bus Master Base Address Register (IDER—D22:F2)

Address Offset: 20-23h Attribute: RO, R/W Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:4	Base Address (BA)—R/W. Base Address of the I/O space (16 consecutive I/O locations).
3:1	Reserved
0	Resource Type Indicator (RTE)—RO. This bit indicates a request for I/O space.

#### 23.5.13 SVID—Subsystem Vendor ID Register (IDER—D22:F2)

Address Offset: 2Ch-2Dh Attribute: R/WO Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Subsystem Vendor ID (SSVID)</b> —R/WO. Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#.

#### 23.5.14 SID—Subsystem ID Register (IDER—D22:F2)

Address Offset: 2Eh-2Fh Attribute: R/WO Default Value: 0000h Size: 16 bits

Bi	it	Description
15	:0	<b>Subsystem ID (SSID)</b> —R/WO. Indicates the sub-system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#.



## 23.5.15 CAPP—Capabilities List Pointer Register (IDER—D22:F2)

Address Offset: 34h Attribute: RO
Default Value: C8h Size: 8 bits

Bit	Description
7:0	<b>Capability Pointer (CP)</b> — R/WO. This field indicates that the first capability pointer is offset C8h (the power management capability).

## 23.5.16 INTR—Interrupt Information Register (IDER—D22:F2)

Address Offset: 3C-3Dh Attribute: R/W, RO

Default Value: 0300h Size: 16 bits

Bit	Description
15:8	Interrupt Pin (IPIN)—RO. A value of 1h/2h/3h/4h indicates that this function implements legacy interrupt on INTA/INTB/INTC/INTD, respectively  Function Value INTx  (2 IDE) 03h INTC
7:0	Interrupt Line (ILINE)— R/W. The value written in this register indicates which input of the system interrupt controller, the device's interrupt pin is connected to. This value is used by the OS and the device driver, and has no affect on the hardware.

## 23.5.17 PID—PCI Power Management Capability ID Register (IDER—D22:F2)

Address Offset: C8-C9h Attribute: RO
Default Value: D001h Size: 16 bits

Bit	Description
15:8	Next Capability (NEXT)—RO. Its value of D0h points to the MSI capability.
7:0	Cap ID (CID)— RO. This field indicates that this pointer is a PCI power management.



## 23.5.18 PC—PCI Power Management Capabilities Register (IDER—D22:F2)

Address Offset: CA-CBh Attribute: RO Default Value: 0023h Size: 16 bits

Bit	Description
15:11	PME_Support (PSUP)—RO. This five-bit field indicates the power states in which the function may assert PME#. IDER can assert PME# from any D-state except D1 or D2 which are not supported by IDER.
10:9	Reserved
8:6	<b>Aux_Current (AC)</b> —RO. Reports the maximum Suspend well current required when in the D3 <sub>cold</sub> state. Value of 00b is reported.
5	<b>Device Specific Initialization (DSI)</b> —RO. Indicates whether device-specific initialization is required.
4	Reserved
3	PME Clock (PMEC)—RO. Indicates that PCI clock is not required to generate PME#.
2:0	<b>Version (VS)</b> —RO. Hardwired to 011b to indicate support for <i>Revision 1.2 of the PCI Power Management Specification</i> .



## 23.5.19 PMCS—PCI Power Management Control and Status Register (IDER—D22:F2)

Address Offset: CC-CFh Attribute: RO, R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:4	Reserved
3	No Soft Reset (NSR)—RO. When set to 1, this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.  When cleared to 0, devices do perform an internal reset upon transitioning from D3hot to D0 via software control of the PowerState bits. Configuration Context is lost when performing the soft reset. Upon transition from the D3hot to the D0 state, full re-initialization sequence is needed to return the device to D0 Initialized.  Value in this bit is reflects chicken bit in ME-AUX register x13900, bit [7] which is as follows:  0 = Device performs internal reset  1 = Device does not perform internal reset
2	Reserved
1:0	Power State (PS) — R/W. This field is used both to determine the current power state of the PT function and to set a new power state. The values are: $00 = D0$ state $11 = D3_{HOT}$ state When in the $D3_{HOT}$ state, the controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked. If software attempts to write a '10' or '01' to these bits, the write will be ignored.

## 23.5.20 MID—Message Signaled Interrupt Capability ID Register (IDER—D22:F2)

Address Offset: D0-D1h Attribute: RO Default Value: 0005h Size: 16 bits

Bit	Description
15:8	<b>Next Pointer (NEXT)</b> —RO. This value indicates this is the last item in the capabilities list.
7:0	Capability ID (CID)—RO. The Capabilities ID value indicates device is capable of generating an MSI.



### 23.5.21 MC—Message Signaled Interrupt Message Control Register (IDER—D22:F2)

Address Offset: D2-D3h Attribute: RO, R/W Default Value: 0080h Size: 16 bits

Bit	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> —RO. Capable of generating 64-bit and 32-bit messages.
6:4	Multiple Message Enable (MME)—R/W. These bits are R/W for software compatibility, but only one message is ever sent by the PT function.
3:1	Multiple Message Capable (MMC)—RO. Only one message is required.
0	MSI Enable (MSIE)—R/W. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts.

## 23.5.22 MA—Message Signaled Interrupt Message Address Register (IDER—D22:F2)

Address Offset: D4-D7h Attribute: R/W, RO Default Value: 00000000h Size: 32 bits

Bit	Description
31:2	Address (ADDR)—R/W. This field contains the Lower 32 bits of the system specified message address, always DWord aligned
1:0	Reserved

## 23.5.23 MAU—Message Signaled Interrupt Message Upper Address Register (IDER—D22:F2)

Address Offset: D8-DBh Attribute: RO, R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:4	Reserved
3:0	Address (ADDR)—R/W. This field contains the Upper 4 bits of the system specified message address.

## 23.5.24 MD—Message Signaled Interrupt Message Data Register (IDER—D22:F2)

Address Offset: DC-DDh Attribute: R/W Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Data (DATA)</b> —R/W. This content is driven onto the lower word of the data bus of the MSI memory write transaction.



#### **23.6** IDE BARO

Table 23-5. IDE BARO Register Address Map

	I	T	1	
Address Offset	Register Symbol	Register Name	Default Value	Attribute
0h	IDEDATA	IDE Data Register	00h	R/W
1h	IDEERD1	IDE Error Register DEV1	00h	R/W
1h	IDEERD0	IDE Error Register DEV0	00h	R/W
1h	IDEFR	IDE Features Register	00h	R/W
2h	IDESCIR	IDE Sector Count In Register	00h	R/W
2h	IDESCOR1	IDE Sector Count Out Register Device 1	00h	R/W
2h	IDESCOR0	IDE Sector Count Out Register Device 0	00h	R/W
3h	IDESNOR0	IDE Sector Number Out Register Device 0	00h	R/W
3h	IDESNOR1	IDE Sector Number Out Register Device 1	00h	R/W
3h	IDESNIR	IDE Sector Number In Register	00h	R/W
4h	IDECLIR	IDE Cylinder Low In Register	00h	R/W
4h	IDCLOR1	IDE Cylinder Low Out Register Device 1	00h	R/W
4h	IDCLOR0	IDE Cylinder Low Out Register Device 0	00h	R/W
5h	IDCHOR0	IDE Cylinder High Out Register Device 0	00h	R/W
5h	IDCHOR1	IDE Cylinder High Out Register Device 1	00h	R/W
5h	IDECHIR	IDE Cylinder High In Register	00h	R/W
6h	IDEDHIR	IDE Drive/Head In Register	00h	R/W
6h	IDDHOR1	IDE Drive Head Out Register Device 1	00h	R/W
6h	IDDHOR0	IDE Drive Head Out Register Device 0	00h	R/W
7h	IDESD0R	IDE Status Device 0 Register	80h	R/W
7h	IDESD1R	IDE Status Device 1 Register	80h	R/W
7h	IDECR	IDE Command Register	00h	R/W



#### 23.6.1 IDEDATA—IDE Data Register (IDER—D22:F2)

Address Offset: 0h Attribute: R/W Default Value: 00h Size: 8 bits

The IDE data interface is a special interface that is implemented in the HW. This data interface is mapped to IO space from the host and takes read and write cycles from the host targeting master or slave device.

Writes from host to this register result in the data being written to ME memory.

Reads from host to this register result in the data being fetched from ME memory.

Data is typically written/ read in WORDs. ME-FW must enable hardware to allow it to accept Host initiated Read/ Write cycles, else the cycles are dropped.

Bit	Description
7:0	IDE Data Register (IDEDR)—R/W. Data Register implements the data interface for IDE. All writes and reads to this register translate into one or more corresponding write/reads to ME memory

### 23.6.2 IDEERD1—IDE Error Register DEV1 (IDER—D22:F2)

Address Offset: 01h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Error register of the command block of the IDE function. This register is read only by the HOST interface when DEV = 1 (slave device).

Bit	Description
7:0	IDE Error Data (IDEED)—R/W. Drive reflects its error/ diagnostic code to the host via this register at different times.

# 23.6.3 IDEERDO—IDE Error Register DEVO (IDER—D22:F2)

Address Offset: 01h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Error register of the command block of the IDE function. This register is read only by the HOST interface when DEV = 0 (master device).

Bit	Description
7:0	IDE Error Data (IDEED)— R/W. Drive reflects its error/ diagnostic code to the host via this register at different times.



### 23.6.4 IDEFR—IDE Features Register (IDER—D22:F2)

Address Offset: 01h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Feature register of the command block of the IDE function. This register can be written only by the Host.

When the HOST reads the same address, it reads the Error register of Device 0 or Device 1 depending on the device\_select bit (bit 4 of the drive/head register).

Bit	Description
7:0	IDE Feature Data (IDEFD)—R/W. IDE drive specific data written by the Host

### 23.6.5 IDESCIR—IDE Sector Count In Register (IDER—D22:F2)

Address Offset: 02h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Sector Count register of the command block of the IDE function. This register can be written only by the Host. When host writes to this register, all 3 registers (IDESCIR, IDESCOR0, IDESCOR1) are updated with the written value.

A host read to this register address reads the IDE Sector Count Out Register IDESCOR0 if DEV=0 or IDESCOR1 if DEV=1

Bit	Description
7:0	<b>IDE Sector Count Data (IDESCD)</b> — R/W. Host writes the number of sectors to be read or written.

### 23.6.6 IDESCOR1—IDE Sector Count Out Register Device 1 Register (IDER—D22:F2)

Address Offset: 02h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read by the HOST interface if DEV = 1. ME-Firmware writes to this register at the end of a command of the selected device.

When the host writes to this address, the IDE Sector Count In Register (IDESCIR), this register is updated.

Bit	Description
7:0	IDE Sector Count Out Dev1 (ISCOD1)—R/W. Sector Count register for Slave Device (that is, Device 1)



#### 23.6.7 IDESCOR0—IDE Sector Count Out Register Device 0 Register (IDER—D22:F2)

Address Offset: 02h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read by the HOST interface if DEV = 0. ME-Firmware writes to this register at the end of a command of the selected device.

When the host writes to this address, the IDE Sector Count In Register (IDESCIR), this register is updated.

Bit	Description	
7:0	<b>IDE Sector Count Out Dev0 (ISCOD0)—</b> R/W. Sector Count register for Master Device (that is, Device 0).	

### 23.6.8 IDESNOR0—IDE Sector Number Out Register Device 0 Register (IDER—D22:F2)

Address Offset: 03h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read by the Host if DEV = 0. ME-Firmware writes to this register at the end of a command of the selected device.

When the host writes to the IDE Sector Number In Register (IDESNIR), this register is updated with that value.

Bit	Description
7:0	IDE Sector Number Out DEV 0 (IDESNO0)—R/W. Sector Number Out register for Master device.



#### 23.6.9 IDESNOR1—IDE Sector Number Out Register Device 1 Register (IDER—D22:F2)

Address Offset: 03h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read by the Host if DEV = 1. ME-Firmware writes to this register at the end of a command of the selected device.

When the host writes to the IDE Sector Number In Register (IDESNIR), this register is updated with that value.

Bit	Description
7:0	<b>IDE Sector Number Out DEV 1 (IDESNO1)—</b> R/W. Sector Number Out register for Slave device.

### 23.6.10 IDESNIR—IDE Sector Number In Register Register (IDER—D22:F2)

Address Offset: 03h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Sector Number register of the command block of the IDE function. This register can be written only by the Host. When host writes to this register, all 3 registers (IDESNIR, IDESNOR0, IDESNOR1) are updated with the written value.

Host read to this register address reads the IDE Sector Number Out Register IDESNOR0 if DEV=0 or IDESNOR1 if DEV=1.

Bit	Description
7:0	<b>IDE Sector Number Data (IDESND)—</b> R/W. This register contains the number of the first sector to be transferred.



### 23.6.11 IDECLIR—IDE Cylinder Low In Register Register (IDER—D22:F2)

Address Offset: 04h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Cylinder Low register of the command block of the IDE function. This register can be written only by the Host. When host writes to this register, all 3 registers (IDECLIR, IDECLOR0, IDECLOR1) are updated with the written value.

Host read to this register address reads the IDE Cylinder Low Out Register IDECLOR0 if DEV=0 or IDECLOR1 if DEV=1.

Bit	Description
7:0	IDE Cylinder Low Data (IDECLD)—R/W. Cylinder Low register of the command block of the IDE function.

### 23.6.12 IDCLOR1—IDE Cylinder Low Out Register Device 1 Register (IDER—D22:F2)

Address Offset: 04h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read by the Host if DEV = 1. ME-Firmware writes to this register at the end of a command of the selected device. When the host writes to the IDE Cylinder Low In Register (IDECLIR), this register is updated with that value.

Bit	Description
7:0	IDE Cylinder Low Out DEV 1. (IDECLO1)—R/W. Cylinder Low Out Register for Slave Device.



# 23.6.13 IDCLOR0—IDE Cylinder Low Out Register Device 0 Register (IDER—D22:F2)

Address Offset: 04h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read by the Host if DEV = 0. ME-Firmware writes to this register at the end of a command of the selected device. When the host writes to the IDE Cylinder Low In Register (IDECLIR), this register is updated with that value.

Bit	Description
7:0	IDE Cylinder Low Out DEV 0. (IDECLOO)—R/W. Cylinder Low Out Register for Master Device.

# 23.6.14 IDCHOR0—IDE Cylinder High Out Register Device 0 Register (IDER—D22:F2)

Address Offset: 05h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read by the Host if DEVice = 0. ME-Firmware writes to this register at the end of a command of the selected device. When the host writes to the IDE Cylinder High In Register (IDECHIR), this register is updated with that value.

Bit	Description
7:0	IDE Cylinder High Out DEV 0 (IDECHOO)—R/W. Cylinder High out register for Master device.



### 23.6.15 IDCHOR1—IDE Cylinder High Out Register Device 1 Register (IDER—D22:F2)

Address Offset: 05h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read by the Host if Device = 1. ME-Firmware writes to this register at the end of a command of the selected device. When the host writes to the IDE Cylinder High In Register (IDECHIR), this register is updated with that value.

Bit	Description
7:0	IDE Cylinder High Out DEV 1 (IDECHO1)—R/W. Cylinder High out register for Slave device.

### 23.6.16 IDECHIR—IDE Cylinder High In Register (IDER—D22:F2)

Address Offset: 05h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Cylinder High register of the command block of the IDE function. This register can be written only by the Host. When host writes to this register, all 3 registers (IDECHIR, IDECHOR0, IDECHOR1) are updated with the written value.

Host read to this register address reads the IDE Cylinder High Out Register IDECHOR0 if DEV=0 or IDECHOR1 if DEV=1.

Bit	Description
7:0	IDE Cylinder High Data (IDECHD)—R/W. Cylinder High data register for IDE command block.



### 23.6.17 IDEDHIR—IDE Drive/Head In Register (IDER—D22:F2)

Address Offset: 06h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Drive/Head register of the command block of the IDE. This register can be written only by the Host. When host writes to this register, all 3 registers (IDEDHIR, IDEDHOR0, IDEDHOR1) are updated with the written value.

Host read to this register address reads the IDE Drive/Head Out Register (IDEDHOR0) if DEV=0 or IDEDHOR1 if DEV=1.

Bit 4 of this register is the DEV (master/slave) bit. This bit is cleared by hardware on IDE software reset (S\_RST toggles to '1') in addition to Host system reset and D3->D0 transition of the function.

Bit	Description
7:0	IDE Drive/Head Data (IDEDHD)—R/W. Register defines the drive number, head number and addressing mode.

#### 23.6.18 IDDHOR1—IDE Drive Head Out Register Device 1 Register (IDER—D22:F2)

Address Offset: 06h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read only by the Host. Host read to this Drive/head In register address reads the IDE Drive/Head Out Register (IDEDHOR0) if DEV=1

Bit 4 of this register is the DEV (master/slave) bit. This bit is cleared by hardware on IDE software reset (S\_RST toggles to '1') in addition to the Host system reset and D3 to D0 transition of the IDE function.

When the host writes to this address, it updates the value of the IDEDHIR register.

Bit	Description
7:0	IDE Drive Head Out DEV 1 (IDEDHO1)—R/W. Drive/Head Out register of Slave device.



### 23.6.19 IDDHOR0—IDE Drive Head Out Register Device 0 Register (IDER—D22:F2)

Address Offset: 06h Attribute: R/W Default Value: 00h Size: 8 bits

This register is read only by the Host. Host read to this Drive/head In register address reads the IDE Drive/Head Out Register (IDEDHOR0) if DEV=0.

Bit 4 of this register is the DEV (master/slave) bit. This bit is cleared by hardware on IDE software reset (S\_RST toggles to 1) in addition to the Host system reset and D3 to D0 transition of the IDE function.

When the host writes to this address, it updates the value of the IDEDHIR register.

Bit	Description
7:0	IDE Drive Head Out DEV 0 (IDEDHOO)—R/W. Drive/Head Out register of Master device.

#### 23.6.20 IDESDOR—IDE Status Device 0 Register (IDER—D22:F2)

Address Offset: 07h Attribute: R/W Default Value: 80h Size: 8 bits

This register implements the status register of the Master device (DEV = 0). This register is read only by the Host. Host read of this register clears the Master device's interrupt.

When the HOST writes to the same address it writes to the command register

The bits description is for ATA mode.

Bit	Description			
7	Busy (BSY)—R/W. This bit is set by HW when the IDECR is being written and DEV=0, or when SRST bit is asserted by Host or host system reset or D3-to-D0 transition of the IDE function.  This bit is cleared by FW write of 0.			
6	<b>Drive Ready (DRDY)</b> —R/W. When set, this bit indicates drive is ready for command.			
5	Drive Fault (DF)— R/W. Indicates Error on the drive.			
4	<b>Drive Seek Complete (DSC)</b> — R/W. Indicates Heads are positioned over the desired cylinder.			
3	<b>Data Request (DRQ)</b> — R/W. Set when, the drive wants to exchange data with the Host via the data register.			
2	<b>Corrected Data (CORR)</b> — R/W. When set, this bit indicates a correctable read error has occurred.			
1	Index (IDX)— R/W. This bit is set once per rotation of the medium when the index mark passes under the read/write head.			
0	<b>Error (ERR)</b> — R/W. When set, this bit indicates an error occurred in the process of executing the previous command. The Error Register of the selected device contains the error information.			



### 23.6.21 IDESD1R—IDE Status Device 1 Register (IDER—D22:F2)

Address Offset: 07h Attribute: R/W Default Value: 80h Size: 8 bits

This register implements the status register of the slave device (DEV = 1). This register is read only by the Host. Host read of this register clears the slave device's interrupt.

When the HOST writes to the same address it writes to the command register.

The bits description is for ATA mode.

Bit	Description			
7	<b>Busy (BSY)</b> — R/W. This bit is set by hardware when the IDECR is being written and DEV=0, or when SRST bit is asserted by the Host or host system reset or D3-to-D0 transition of the IDE function.  This bit is cleared by FW write of 0.			
6	Drive Ready (DRDY)— R/W. When set, indicates drive is ready for command.			
5	Drive Fault (DF)— R/W. Indicates Error on the drive.			
4	<b>Drive Seek Complete (DSC)—R/W.</b> Indicates Heads are positioned over the desired cylinder.			
3	Data Request (DRQ)—R/W. Set when the drive wants to exchange data with the Host via the data register.			
2	Corrected Data (CORR)—R/W. When set indicates a correctable read error has occurred.			
1	Index (IDX)—R/W. This bit is set once per rotation of the medium when the index mark passes under the read/write head.			
0	<b>Error (ERR)—R/W</b> . When set, this bit indicates an error occurred in the process of executing the previous command. The Error Register of the selected device contains the error information			

#### 23.6.22 IDECR—IDE Command Register (IDER—D22:F2)

Address Offset: 07h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the Command register of the command block of the IDE function. This register can be written only by the Host.

When the HOST reads the same address it reads the Status register DEV0 if DEV=0 or Status Register DEV1 if DEV=1 (Drive/Head register bit [4]).

Bit	Description
7:0	IDE Command Data (IDECD)—R/W. Host sends the commands (read/ write, etc.) to the drive via this register.



#### 23.7 IDE BAR1

Address Offset	Register Symbol	Register Name	Default Value	Attribute
2h	IDDCR	IDE Device Control Register	00h	RO, WO
2h	IDASR	IDE Alternate status Register	00h	RO

#### 23.7.1 IDDCR—IDE Device Control Register (IDER—D22:F2)

Address Offset: 2h Attribute: WO Default Value: 00h Size: 8 bits

This register implements the Device Control register of the Control block of the IDE function. This register is Write only by the Host.

When the HOST reads to the same address it reads the Alternate Status register.

Bit	Description
7:3	Reserved
2	<b>Software reset (S_RST)</b> —WO. When this bit is set by the Host, it forces a reset to the device.
1	Host interrupt Disable (nIEN)—WO. When set, this bit disables hardware from sending interrupt to the Host.
0	Reserved

#### 23.7.2 IDASR—IDE Alternate status Register (IDER—D22:F2)

Address Offset: 2h Attribute: RO Default Value: 00h Size: 8 bits

This register implements the Alternate Status register of the Control block of the IDE function. This register is a mirror register to the status register in the command block. Reading this register by the HOST does not clear the IDE interrupt of the DEV selected device

Host read of this register when DEV=0 (Master), Host gets the mirrored data of IDESD0R register.

Host read of this register when DEV=1 (Slave), host gets the mirrored data of IDESD1R register.

	Bit	Description
7	7:0	<b>IDE Alternate Status Register (IDEASR)</b> — RO. This field mirrors the value of the DEV0/ DEV1 status register, depending on the state of the DEV bit on Host reads.



#### 23.8 IDE BAR4

Table 23-6. IDE BAR4 Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Attribute
0h	IDEPBMCR	IDE Primary Bus Master Command Register	00h	RO, R/W
1h	IDEPBMDS0R	IDE Primary Bus Master Device Specific 0 Register	00h	R/W
2h	IDEPBMSR	IDE Primary Bus Master Status Register	80h	RO, R/W
3h	IDEPBMDS1R	IDE Primary Bus Master Device Specific 1 Register	00h	R/W
4h	IDEPBMDTPR0	IDE Primary Bus Master Descriptor Table Pointer Register Byte 0	00h	R/W
5h	IDEPBMDTPR1	IDE Primary Bus Master Descriptor Table Pointer Register Byte 1	00h	R/W
6h	IDEPBMDTPR2	IDE Primary Bus Master Descriptor Table Pointer Register Byte 2	00h	R/W
7h	IDEPBMDTPR3	IDE Primary Bus Master Descriptor Table Pointer Register Byte 3	00h	R/W
8h	IDESBMCR	IDE Secondary Bus Master Command Register	00h	RO, R/W
9h	IDESBMDS0R	IDE Secondary Bus Master Device Specific 0 Register	00h	R/W
Ah	IDESBMSR	IDE Secondary Bus Master Status Register	00h	R/W, RO
Bh	IDESBMDS1R	IDE Secondary Bus Master Device Specific 1 Register	00h	R/W
Ch	IDESBMDTPR0	IDE Secondary Bus Master Descriptor Table Pointer Register Byte 0	00h	R/W
Dh	IDESBMDTPR1	IDE Secondary Bus Master Descriptor Table Pointer Register Byte 1	00h	R/W
Eh	IDESBMDTPR2	IDE Secondary Bus Master Descriptor Table Pointer Register Byte 2	00h	R/W
Fh	IDESBMDTPR3	IDE Secondary Bus Master Descriptor Table Pointer Register Byte 3	00h	R/W



# 23.8.1 IDEPBMCR—IDE Primary Bus Master Command Register (IDER—D22:F2)

Address Offset: 00h Attribute: RO, R/W Default Value: 00h Size: 8 bits

This register implements the bus master command register of the primary channel. This register is programmed by the Host.

Bit	Description	
7:4	Reserved	
3	Read Write Command (RWC)—R/W. This bit sets the direction of bus master transfer.  0 = Reads are performed from system memory  1 = Writes are performed to System Memory.  This bit should not be changed when the bus master function is active.	
2:1	Reserved	
0	Start/Stop Bus Master (SSBM)—R/W. This bit gates the bus master operation of IDE function when 0. Writing 1 enables the bus master operation. Bus master operation can be halted by writing a 0 to this bit. Operation cannot be stopped and resumed.  This bit is cleared after data transfer is complete as indicated by either the BMIA bit or the INT bit of the Bus Master status register is set or both are set.	

# 23.8.2 IDEPBMDSOR—IDE Primary Bus Master Device Specific 0 Register (IDER—D22:F2)

Address Offset: 01h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	Device Specific Data0 (DSD0)—R/W. Device Specific



### 23.8.3 IDEPBMSR—IDE Primary Bus Master Status Register (IDER—D22:F2)

Address Offset: 02h Attribute: RO, R/W Default Value: 80h Size: 8 bits

Bit	Description	
7	Simplex Only (SO)—RO. Value indicates whether both Bus Master Channels can be operated at the same time or not.  0 = Both can be operated independently  1 = Only one can be operated at a time.	
6	<b>Drive 1 DMA Capable (D1DC)</b> —R/W. This bit is read/write by the host (not write 1 clear).	
5	<b>Drive 0 DMA Capable (D0DC)</b> —R/W. This bit is read/write by the host (not write 1 clear).	
4:3	Reserved	
2	Interrupt (INT)—R/W. This bit is set by the hardware when it detects a positive transition in the interrupt logic (see IDE host interrupt generation diagram). The hardware will clear this bit when the Host SW writes 1 to it.	
1	<b>Error (ER)</b> —R/W. Bit is typically set by FW. Hardware will clear this bit when the Host SW writes 1 to it.	
0	Bus Master IDE Active (BMIA)—RO. This bit is set by hardware when SSBM register is set to 1 by the Host. When the bus master operation ends (for the whole command) this bit is cleared by FW. This bit is not cleared when the HOST writes 1 to it.	

# 23.8.4 IDEPBMDS1R—IDE Primary Bus Master Device Specific 1 Register (IDER—D22:F2)

Address Offset: 03h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	Device Specific Data1 (DSD1)—R/W. Device Specific Data.

### 23.8.5 IDEPBMDTPR0—IDE Primary Bus Master Descriptor Table Pointer Byte 0 Register (IDER—D22:F2)

Address Offset: 04h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Descriptor Table Pointer Byte 0 (DTPB0)</b> —R/W. This register implements the Byte 0 (1 of 4 bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the primary channel. This register is read/write by the HOST interface.



### 23.8.6 IDEPBMDTPR1—IDE Primary Bus Master Descriptor Table Pointer Byte 1 Register (IDER—D22:F2)

Address Offset: 05h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description	
7:0	Descriptor Table Pointer Byte 1 (DTPB1)—R/W. This register implements the Byte 1 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the primary channel. This register is programmed by the Host.	

### 23.8.7 IDEPBMDTPR2—IDE Primary Bus Master Descriptor Table Pointer Byte 2 Register (IDER—D22:F2)

Address Offset: 06h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Descriptor Table Pointer Byte 2 (DTPB2)</b> —R/W. This register implements the Byte 2 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the primary channel. This register is programmed by the Host.

# 23.8.8 IDEPBMDTPR3—IDE Primary Bus Master Descriptor Table Pointer Byte 3 Register (IDER—D22:F2)

Address Offset: 07h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description	
7:0	<b>Descriptor Table Pointer Byte 3 (DTPB3)</b> —R/W. This register implements the Byte 3 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the primary channel. This register is programmed by the Host	



# 23.8.9 IDESBMCR—IDE Secondary Bus Master Command Register (IDER—D22:F2)

Address Offset: 08h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description	
7:4	Reserved	
3	<b>Read Write Command (RWC)</b> —R/W. This bit sets the direction of bus master transfer. When 0, Reads are performed from system memory; when 1, writes are performed to System Memory. This bit should not be changed when the bus master function is active.	
2:1	Reserved	
0	Start/Stop Bus Master (SSBM)—R/W. This bit gates the bus master operation of IDE function when zero.  Writing 1 enables the bus master operation. Bus master operation can be halted by writing a 0 to this bit. Operation cannot be stopped and resumed.  This bit is cleared after data transfer is complete as indicated by either the BMIA bit or the INT bit of the Bus Master status register is set or both are set.	

# 23.8.10 IDESBMDSOR—IDE Secondary Bus Master Device Specific 0 Register (IDER—D22:F2)

Address Offset: 09h Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Device Specific Data0 (DSD0)</b> —R/W. This register implements the bus master Device Specific 1 register of the secondary channel. This register is programmed by the Host.

# 23.8.11 IDESBMSR—IDE Secondary Bus Master Status Register (IDER—D22:F2)

Address Offset: 0Ah Attribute: R/W, RO Default Value: 80h Size: 8 bits

Bit	Description	
7	Simplex Only (SO)—R/W. This bit indicates whether both Bus Master Channels can be operated at the same time or not.  0 = Both can be operated independently  1 = Only one can be operated at a time.	
6	Drive 1 DMA Capable (D1DC)—R/W. This bit is read/write by the host.	
5	Drive O DMA Capable (DODC)—R/W. This bit is read/write by the host.	
4:0	Reserved	



# 23.8.12 IDESBMDS1R—IDE Secondary Bus Master Device Specific 1 Register (IDER—D22:F2)

Address Offset: 0Bh Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Device Specific Data1 (DSD1)</b> —R/W. This register implements the bus master Device Specific 1 register of the secondary channel. This register is programmed by the Host for device specific data if any.

### 23.8.13 IDESBMDTPR0—IDE Secondary Bus Master Descriptor Table Pointer Byte 0 Register (IDER—D22:F2)

Address Offset: 0Ch Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Descriptor Table Pointer Byte 0 (DTPB0)—</b> R/W. This register implements the Byte 0 (1 of 4 bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the secondary channel. This register is read/write by the HOST interface.

### 23.8.14 IDESBMDTPR1—IDE Secondary Bus Master Descriptor Table Pointer Byte 1 Register (IDER—D22:F2)

Address Offset: 0Dh Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Descriptor Table Pointer Byte 1 (DTPB1)</b> —R/W. This register implements the Byte 1 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the secondary channel. This register is programmed by the Host.



# 23.8.15 IDESBMDTPR2—IDE Secondary Bus Master Descriptor Table Pointer Byte 2 Register (IDER—D22:F2)

Address Offset: 0Eh Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Descriptor Table Pointer Byte 2 (DTPB2)</b> —R/W. This register implements the Byte 2 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the secondary channel. This register is programmed by the Host.

### 23.8.16 IDESBMDTPR3—IDE Secondary Bus Master Descriptor Table Pointer Byte 3 Register (IDER—D22:F2)

Address Offset: 0Fh Attribute: R/W Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Descriptor Table Pointer Byte 3 (DTPB3)</b> —R/W. This register implements the Byte 3 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the secondary channel. This register is programmed by the Host.



# 23.9 Serial Port for Remote Keyboard and Text (KT) Redirection (KT—D22:F3)

Table 23-7. Serial Port for Remote Keyboard and Text (KT) Redirection Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Attribute
00-01h	VID	Vendor Identification	8086h	RO
02-03h	DID	Device Identification	See Register description	RO
04-05h	CMD	Command Register	0000h	RO, R/W
06-07h	STS	Device Status	00B0h	RO
08h	RID	Revision ID	See Register description	RO
09-0Bh	CC	Class Codes	070002h	RO
0Ch	CLS	Cache Line Size	00h	RO
10-13h	KTIBA	KT IO Block Base Address	00000001h	RO, R/W
14-17h	KTMBA	KT Memory Block Base Address	00000000h	RO, R/W
2C-2Fh	SS	Sub System Identifiers	00008086h	R/WO
30-33h	EROM	Expansion ROM Base Address	00000000h	RO
34h	CAP	Capabilities Pointer	C8h	RO
3C-3Dh	INTR	Interrupt Information	0200h	R/W, RO
C8-C9h	PID	PCI Power Management Capability ID	D001h	RO
CA-CBh	PC	PCI Power Management Capabilities	0023h	RO
CC-CFh	PMCS	PCI Power Management Control and Status	00000000h	RO, R/W
D0-D1h	MID	Message Signaled Interrupt Capability ID	0005h	RO
D2-D3h	MC	Message Signaled Interrupt Message Control	0080h	RO, R/W
D4-D7h	MA	Message Signaled Interrupt Message Address	00000000h	RO, R/W
D8-DBh	MAU	Message Signaled Interrupt Message Upper Address	00000000h	RO, R/W
DC-DDh	MD	Message Signaled Interrupt Message Data	0000h	R/W



#### 23.9.1 VVID—Vendor Identification Register (KT—D22:F3)

Address Offset: 00-01h Attribute: RO
Default Value: 8086h Size: 16 bits

Bit	Description
15:0	Vendor ID (VID)—RO. This is a 16-bit value assigned by Intel.

#### 23.9.2 DID - Device Identification Register (KT—D22:F3)

Address Offset: 02-03h Attribute: RO Default Value: See bit description Size: 16 bits

Bit	Description
31:16	<b>Device ID (DID)</b> —RO. This is a 16-bit value assigned to the PCH KT controller. See the $Intel^{\$}$ 5 Series Chipset and $Intel^{\$}$ 3400 Series Chipset Specification Update for the value of the Device ID Register.

#### 23.9.3 CMD—Command Register Register (KT—D22:F3)

Address Offset: 04-05h Attribute: RO, R/W Default Value: 0000h Size: 16 bits

Bit	Description	
15:11	Reserved	
	Interrupt Disable (ID)— R/W. This bit disables pin-based INTx# interrupts. This bit has no effect on MSI operation.	
10	1 = Internal INTx# messages will not be generated.	
	0 = Internal INTx# messages are generated if there is an interrupt <b>and</b> MSI is not enabled.	
9:3	Reserved	
2	<b>Bus Master Enable (BME)</b> — R/W. This bit controls the KT function's ability to act as a master for data transfers. This bit does not impact the generation of completions for split transaction commands. For KT, the only bus mastering activity is MSI generation.	
1	<b>Memory Space Enable (MSE)</b> — R/W. This bit controls Access to the PT function's target memory space.	
0	I/O Space enable (IOSE) — R/W. This bit controls access to the PT function's target I/O space.	



#### 23.9.4 STS—Device Status Register (KT—D22:F3)

Address Offset: 06-07h Attribute: RO Default Value: 00B0h Size: 16 bits

Bit	Description
15:11	Reserved
10:9	<b>DEVSEL# Timing Status (DEVT)</b> — RO. This field controls the device select time for the PT function's PCI interface.
8:5	Reserved
4	<b>Capabilities List (CL)</b> — RO. This bit indicates that there is a capabilities pointer implemented in the device.
3	Interrupt Status (IS)— RO. This bit reflects the state of the interrupt in the function. Setting of the Interrupt Disable bit to 1 has no affect on this bit. Only when this bit is a 1 and ID bit is 0 is the INTB interrupt asserted to the Host.
2:0	Reserved

#### 23.9.5 RID—Revision ID Register (KT—D22:F3)

Address Offset: 08h Attribute: RO Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID (RID)</b> — RO. See the <i>Intel</i> <sup>®</sup> 5 Series Chipset and Intel <sup>®</sup> 3400 Series Chipset Specification Update for the value of the Device ID Register.

#### 23.9.6 CC—Class Codes Register (KT—D22:F3)

Address Offset: 09-0Bh Attribute: RO Default Value: 070002h Size: 24 bits

Bit	Description
23:16	<b>Base Class Code (BCC)</b> —RO This field indicates the base class code of the KT host controller device.
15:8	<b>Sub Class Code (SCC)</b> —RO This field indicates the sub class code of the KT host controller device.
7:0	<b>Programming Interface (PI)</b> —RO This field indicates the programming interface of the KT host controller device.



#### 23.9.7 CLS—Cache Line Size Register (KT—D22:F3)

Address Offset: 0Ch Attribute: RO Default Value: 00h Size: 8 bits

This register defines the system cache line size in DWORD increments. Mandatory for master which use the Memory-Write and Invalidate command.

Bit	Description
7:0	Cache Line Size (CLS)— RO. All writes to system memory are Memory Writes.

### 23.9.8 KTIBA—KT IO Block Base Address Register (KT—D22:F3)

Address Offset: 10-13h Attribute: RO, R/W Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	Base Address (BAR)— R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	Resource Type Indicator (RTE)— RO. This bit indicates a request for I/O space

# 23.9.9 KTMBA—KT Memory Block Base Address Register (KT—D22:F3)

Address Offset: 14-17h Attribute: RO, R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:12	Base Address (BAR)— R/W. This field provides the base address for Memory Mapped I,O BAR. Bits 31:12 correspond to address signals 31:12.
11:4	Reserved
3	<b>Prefetchable (PF)</b> — RO. This bit indicates that this range is not pre-fetchable.
2:1	<b>Type (TP)</b> — RO. This field indicates that this range can be mapped anywhere in 32-bit address space.
0	<b>Resource Type Indicator (RTE)</b> — RO. This bit indicates a request for register memory space.



#### 23.9.10 SVID—Subsystem Vendor ID Register (KT—D22:F3)

Address Offset: 2Ch-2Dh Attribute: R/WO Default Value: 0000h Size: 16 bits

Bit	Description
15:0	Subsystem Vendor ID (SSVID)—R/WO. Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#.

#### 23.9.11 SID—Subsystem ID Register (KT—D22:F3)

Address Offset: 2Eh-2Fh Attribute: R/WO Default Value: 0000h Size: 16 bits

Bit	Description
15:0	Subsystem ID (SSID)—R/WO. Indicates the sub-system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#.

#### 23.9.12 CAP—Capabilities Pointer Register (KT—D22:F3)

Address Offset: 34h Attribute: RO Default Value: C8h Size: 8 bits

This optional register is used to point to a linked list of new capabilities implemented by the device.

Bit	Description
7:0	<b>Capability Pointer (CP)</b> — RO. This field indicates that the first capability pointer is offset C8h (the power management capability).

#### 23.9.13 INTR—Interrupt Information Register (KT—D22:F3)

Address Offset: 3C-3Dh Attribute: R/W, RO Default Value: 0200h Size: 16 bits

	Bit	Description
-	15:8	Interrupt Pin (IPIN)— RO. A value of 1h/2h/3h/4h indicates that this function implements legacy interrupt on INTA/INTB/INTC/INTD, respectively  Function Value INTx  (3 KT/Serial Port) 02h INTB
	7:0	Interrupt Line (ILINE)— R/W. The value written in this register tells which input of the system interrupt controller, the device's interrupt pin is connected to. This value is used by the OS and the device driver, and has no affect on the hardware.



### 23.9.14 PID—PCI Power Management Capability ID Register (KT—D22:F3)

Address Offset: C8-C9h Attribute: RO Default Value: D001h Size: 16 bits

Bit	Description
15:8	Next Capability (NEXT)— RO. A value of D0h points to the MSI capability.
7:0	Cap ID (CID)— RO. This field indicates that this pointer is a PCI power management.

### 23.9.15 PC—PCI Power Management Capabilities ID Register (KT—D22:F3)

Address Offset: CA-CBh Attribute: RO Default Value: 0023h Size: 16 bits

Bit	Description
15:11	PME Support (PME)— RO.This field indicates no PME# in the PT function.
10:6	Reserved
5	<b>Device Specific Initialization (DSI)</b> — RO. This bit indicates that no device-specific initialization is required.
4	Reserved
3	PME Clock (PMEC)— RO. This bit indicates that PCI clock is not required to generate PME#
2:0	<b>Version (VS)</b> — RO. This field indicates support for the <i>PCI Power Management Specification, Revision 1.2</i> .

# 23.9.16 MID—Message Signaled Interrupt Capability ID Register (KT—D22:F3)

Address Offset: D0-D1h Attribute: RO Default Value: 0005h Size: 16 bits

Message Signalled Interrupt is a feature that allows the device/function to generate an interrupt to the host by performing a DWORD memory write to a system specified address with system specified data. This register is used to identify and configure an MSI capable device.

Bit	Description
15:8	Next Pointer (NEXT)— RO. This value indicates this is the last item in the list.
7:0	Capability ID (CID)— RO. This field value of Capabilities ID indicates device is capable of generating MSI.



### 23.9.17 MC—Message Signaled Interrupt Message Control Register (KT—D22:F3)

Address Offset: D2-D3h Attribute: RO, R/W Default Value: 0080h Size: 16 bits

Bit	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> — RO. Capable of generating 64-bit and 32-bit messages.
6:4	Multiple Message Enable (MME)— R/W.These bits are R/W for software compatibility, but only one message is ever sent by the PT function.
3:1	Multiple Message Capable (MMC)— RO. Only one message is required.
0	<b>MSI Enable (MSIE)</b> — R/W. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts.

### 23.9.18 MA—Message Signaled Interrupt Message Address Register (KT—D22:F3)

Address Offset: D4-D7h Attribute: RO, R/W Default Value: 00000000h Size: 32 bits

This register specifies the DWORD aligned address programmed by system software for sending MSI.

Bit	Description
31:2	Address (ADDR) — R/W. Lower 32 bits of the system specified message address, always DWord aligned.
1:0	Reserved

### 23.9.19 MAU—Message Signaled Interrupt Message Upper Address Register (KT—D22:F3)

Address Offset: D8-DBh Attribute: RO, R/W Default Value: 00000000h Size: 32 bits

Bit	Description
31:4	Reserved
3:0	Address (ADDR) — R/W. Upper 4 bits of the system specified message address.



# 23.9.20 MD—Message Signaled Interrupt Message Data Register (KT—D22:F3)

Address Offset: DC-DDh Attribute: R/W Default Value: 0000h Size: 16 bits

This 16-bit field is programmed by system software if MSI is enabled

Bit	Description
15:0	<b>Data (DATA)</b> — R/W. This MSI data is driven onto the lower word of the data bus of the MSI memory write transaction.

#### 23.10 KT IO/ Memory Mapped Device Registers

Table 23-8. KT IO/ Memory Mapped Device Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Attribute
0h	KTRxBR	KT Receive Buffer Register	00h	RO
0h	KTTHR	KT Transmit Holding Register	00h	WO
0h	KTDLLR	KT Divisor Latch LSB Register	00h	R/W
1h	KTIER	KT Interrupt Enable register	00h	R/W RO
1h	KTDLMR	KT Divisor Latch MSB Register	00h	R/W
2h	KTIIR	KT Interrupt Identification register	01h	RO
2h	KTFCR	KT FIFO Control register	00h	WO
3h	KTLCR	KT Line Control register	03h	R/W
4h	KTMCR	KT Modem Control register	00h	RO, R/W
5h	KTLSR	KT Line Status register	00h	RO
6h	KTMSR	KT Modem Status register	00h	RO
7h	KTSCR	KT Scratch register	00h	R/W



#### 23.10.1 KTRxBR—KT Receive Buffer Register (KT—D23:F3)

Address Offset: 00h Attribute: RO Default Value: 00h Size: 8 bits

This implements the KT Receiver Data register. Host access to this address, depends on the state of the DLAB bit (KTLCR[7]). It must be 0 to access the KTRxBR.

#### RxBR:

Host reads this register when FW provides it the receive data in non-FIFO mode. In FIFO mode, host reads to this register translate into a read from ME memory (RBR FIFO).

Bit	Description
7:0	Receiver Buffer Register (RBR)— RO. Implements the Data register of the Serial Interface. If the Host does a read, it reads from the Receive Data Buffer.

#### 23.10.2 KTTHR—KT Transmit Holding Register (KT—D23:F3)

Address Offset: 00h Attribute: RO Default Value: 00h Size: 8 bits

This implements the KT Transmit Data register. Host access to this address, depends on the state of the DLAB bit (KTLCR[7]). It must be 0 to access the KTTHR.

#### THR:

When host wants to transmit data in the non-FIFO mode, it writes to this register. In FIFO mode, writes by host to this address cause the data byte to be written by hardware to ME memory (THR FIFO).

Bit	Description
7:0	<b>Transmit Holding Register (THR)</b> — WO. Implements the Transmit Data register of the Serial Interface. If the Host does a write, it writes to the Transmit Holding Register.

#### 23.10.3 KTDLLR—KT Divisor Latch LSB Register (KT—D23:F3)

Address Offset: 00h Attribute: R/W Default Value: 00h Size: 8 bits

This register implements the KT DLL register. Host can Read/Write to this register only when the DLAB bit (KTLCR[7]) is 1. When this bit is 0, Host accesses the KTTHR or the KTRBR depending on Read or Write.

This is the standard Serial Port Divisor Latch register. This register is only for software compatibility and does not affect performance of the hardware.

Bit	Description
7:0	<b>Divisor Latch LSB (DLL)</b> — R/W. Implements the DLL register of the Serial Interface.



#### 23.10.4 KTIER—KT Interrupt Enable Register (KT—D23:F3)

Address Offset: 01h Attribute: R/W Default Value: 00h Size: 8 bits

This implements the KT Interrupt Enable register. Host access to this address, depends on the state of the DLAB bit (KTLCR[7]). It must be "0" to access this register. The bits enable specific events to interrupt the Host.

Bit	Description
7:4	Reserved
3	MSR (IER2)— R/W. When set, this bit enables bits in the Modem Status register to cause an interrupt to the host.
2	LSR (IER1)— R/W.When set, this bit enables bits in the Receiver Line Status Register to cause an Interrupt to the Host.
1	THR (IER1)— R/W. When set, this bit enables an interrupt to be sent to the Host when the transmit Holding register is empty.
0	<b>DR (IERO)</b> — R/W. When set, the Received Data Ready (or Receive FIFO Timeout) interrupts are enabled to be sent to Host.

#### 23.10.5 KTDLMR—KT Divisor Latch MSB Register (KT—D23:F3)

Address Offset: 01h Attribute: R/W Default Value: 00h Size: 8 bits

Host can Read/Write to this register only when the DLAB bit (KTLCR[7]) is 1. When this bit is 0, Host accesses the KTIER.

This is the standard Serial interface's Divisor Latch register's MSB. This register is only for SW compatibility and does not affect performance of the hardware.

Bit	Description
7:0	<b>Divisor Latch MSB (DLM)</b> — R/W. Implements the Divisor Latch MSB register of the Serial Interface.



### 23.10.6 KTIIR—KT Interrupt Identification Register (KT—D23:F3)

Address Offset: 02h Attribute: RO Default Value: 00h Size: 8 bits

The KT IIR register prioritizes the interrupts from the function into 4 levels and records them in the IIR\_STAT field of the register. When Host accesses the IIR, hardware freezes all interrupts and provides the priority to the Host. Hardware continues to monitor the interrupts but does not change its current indication until the Host read is over. Table in the Host Interrupt Generation section shows the contents.

Bit	Description
7	<b>FIFO Enable (FIEN1)</b> — RO. This bit is connected by hardware to bit 0 in the FCR register.
6	<b>FIFO Enable (FIENO)</b> — RO. This bit is connected by hardware to bit 0 in the FCR register.
5:4	Reserved
3:1	<b>IIR STATUS (IIRSTS)</b> — RO. These bits are asserted by the hardware according to the source of the interrupt and the priority level.
0	Interrupt Status (INTSTS)— RO.  0 = Pending interrupt to Host  1 = No pending interrupt to Host

#### 23.10.7 KTFCR—KT FIFO Control Register (KT—D23:F3)

Address Offset: 02h Attribute: WO Default Value: 00h Size: 8 bits

When Host writes to this address, it writes to the KTFCR. The FIFO control Register of the serial interface is used to enable the FIFOs, set the receiver FIFO trigger level and clear FIFOs under the direction of the Host.

When Host reads from this address, it reads the KTIIR.

Bit	Description
7:6	Receiver Trigger Level (RTL) — WO. Trigger level in bytes for the RCV FIFO. Once the trigger level number of bytes is reached, an interrupt is sent to the Host. $00 = 01$ $01 = 04$ $10 = 08$ $11 = 14$
5:3	Reserved
2	<b>XMT FIFO Clear (XFIC)</b> — WO. When the Host writes one to this bit, the hardware will clear the XMT FIFO. This bit is self-cleared by hardware.
1	RCV FIFO Clear (RFIC)— WO. When the Host writes one to this bit, the hardware will clear the RCV FIFO. This bit is self-cleared by hardware.
0	<b>FIFO Enable (FIE)</b> — WO.When set, this bit indicates that the KT interface is working in FIFO node. When this bit value is changed the RCV and XMT FIFO are cleared by hardware.



#### 23.10.8 KTLCR-KT Line Control Register (KT-D23:F3)

Address Offset: 03h Attribute: R/W Default Value: 00h Size: 8 bits

The line control register specifies the format of the asynchronous data communications exchange and sets the DLAB bit. Most bits in this register have no affect on hardware and are only used by the FW.

Bit	Description
7	<b>Divisor Latch Address Bit (DLAB)</b> — R/W. This bit is set when the Host wants to read/write the Divisor Latch LSB and MSB Registers. This bit is cleared when the Host wants to access the Receive Buffer Register or the Transmit Holding Register or the Interrupt Enable Register.
6	Break Control (BC)— R/W. This bit has no affect on hardware.
5:4	Parity Bit Mode (PBM)— R/W. This bit has no affect on hardware.
3	Parity Enable (PE)— R/W.This bit has no affect on hardware.
2	Stop Bit Select (SBS)— R/W. This bit has no affect on hardware.
1:0	Word Select Byte (WSB)— R/W. This bit has no affect on hardware.

#### 23.10.9 KTMCR—KT Modem Control Register (KT—D23:F3)

Address Offset: 04h Attribute: R/W Default Value: 00h Size: 8 bits

The Modem Control Register controls the interface with the modem. Since the FW emulates the modem, the Host communicates to the FW via this register. Register has impact on hardware when the Loopback mode is on.

Bit	Description
7:5	Reserved
4	<b>Loop Back Mode (LBM)</b> — R/W. When set by the Host, this bit indicates that the serial port is in loop Back mode. This means that the data that is transmitted by the host should be received. Helps in debug of the interface.
3	Output 2 (OUT2)— R/W. This bit has no affect on hardware in normal mode. In loop back mode the value of this bit is written by hardware to the Modem Status Register bit 7.
2	Output 1 (OUT1)— R/W. This bit has no affect on hardware in normal mode. In loop back mode the value of this bit is written by hardware to Modem Status Register bit 6.
1	Request to Send Out (RTSO)— R/W. This bit has no affect on hardware in normal mode. In loopback mode, the value of this bit is written by hardware to Modem Status Register bit 4.
0	<b>Data Terminal Ready Out (DRTO)</b> — R/W. This bit has no affect on hardware in normal mode. In loopback mode, the value in this bit is written by hardware to Modem Status Register Bit 5.



#### 23.10.10 KTLSR-KT Line Status Register (KT-D23:F3)

Address Offset: 05h Attribute: WO Default Value: 00h Size: 8 bits

This register provides status information of the data transfer to the Host. Error indication, etc. are provided by the HW/FW to the host via this register.

Bit	Description
7	<b>RX FIFO Error (RXFER)</b> — RO. This bit is cleared in non FIFO mode. This bit is connected to BI bit in FIFO mode.
6	<b>Transmit Shift Register Empty (TEMT)</b> — RO. This bit is connected by HW to bit 5 (THRE) of this register.
5	Transmit Holding Register Empty (THRE)— RO. This bit is always set when the mode (FIFO/Non-FIFO) is changed by the Host. This bit is active only when the THR operation is enabled by the FW. This bit has acts differently in the different modes:  Non FIFO: This bit is cleared by hardware when the Host writes to the THR registers and set by hardware when the FW reads the THR register.  FIFO mode: This bit is set by hardware when the THR FIFO is empty, and cleared by hardware when the THR FIFO is not empty.  This bit is reset on Host system reset or D3->D0 transition.
4	<ul> <li>Break Interrupt (BI) — RO. This bit is cleared by hardware when the LSR register is being read by the Host.</li> <li>This bit is set by hardware in two cases:</li> <li>In FIFO mode the FW sets the BI bit by setting the SBI bit in the KTRIVR register (See KT AUX registers)</li> <li>In non-FIFO mode the FW sets the BI bit by setting the BIA bit in the KTRXBR register (see KT AUX registers)</li> </ul>
3:2	Reserved
1	<b>Overrun Error (OE)</b> : This bit is cleared by hardware when the LSR register is being read by the Host. The FW typically sets this bit, but it is cleared by hardware when the host reads the LSR.
0	Data Ready (DR)— RO.  Non-FIFO Mode: This bit is set when the FW writes to the RBR register and cleared by hardware when the RBR register is being Read by the Host.  FIFO Mode: This bit is set by hardware when the RBR FIFO is not empty and cleared by hardware when the RBR FIFO is empty.  This bit is reset on Host System Reset or D3->D0 transition.



#### 23.10.11 KTMSR—KT Modem Status Register (KT—D23:F3)

Address Offset: 06h Attribute: RO Default Value: 00h Size: 8 bits

The functionality of the Modem is emulated by the FW. This register provides the status of the current state of the control lines from the modem.

Bit	Description
7	<b>Data Carrier Detect (DCD)</b> — RO. In Loop Back mode this bit is connected by hardware to the value of MCR bit 3.
6	Ring Indicator (RI)— RO. In Loop Back mode this bit is connected by hardware to the value of MCR bit 2.
5	<b>Data Set Ready (DSR)</b> — RO. In Loop Back mode this bit is connected by hardware to the value of MCR bit 0.
4	Clear To Send (CTS)— RO. In Loop Back mode this bit is connected by hardware to the value of MCR bit 1.
3	<b>Delta Data Carrier Detect (DDCD)</b> — RO. This bit is set when bit 7 is changed. This bit is cleared by hardware when the MSR register is being read by the HOST driver.
2	<b>Trailing Edge of Read Detector (TERI)</b> — RO. This bit is set when bit 6 is changed from 1 to 0. This bit is cleared by hardware when the MSR register is being read by the Host driver.
1	<b>Delta Data Set Ready (DDSR)</b> — RO. This bit is set when bit 5 is changed. This bit is cleared by hardware when the MSR register is being read by the Host driver.
0	<b>Delta Clear To Send (DCTS)</b> — RO. This bit is set when bit 4 is changed. This bit is cleared by hardware when the MSR register is being read by the Host driver.

