X-MimeOLE: Produced By Microsoft Exchange V6.5
Received: by onstor-exch02.onstor.net 
	id <01C7C49D.BC4A648B@onstor-exch02.onstor.net>; Thu, 12 Jul 2007 08:00:15 -0800
MIME-Version: 1.0
Content-Type: text/plain;
	charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
Content-class: urn:content-classes:message
Subject: RE: more irqy questions
Date: Thu, 12 Jul 2007 08:00:18 -0800
Message-ID: <BB375AF679D4A34E9CA8DFA650E2B04E047C3889@onstor-exch02.onstor.net>
In-Reply-To: <20070709101607.706add80@ripper.onstor.net>
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
Thread-Topic: more irqy questions
Thread-Index: AcfCTNaslhlTKY7pTV2Qx2qasGXBngCSNvWw
References: <20070709101607.706add80@ripper.onstor.net>
From: "Brian Stark" <brian.stark@onstor.com>
To: "Andy Sharp" <andy.sharp@onstor.com>
Cc: "Warren Gale" <warren.gale@onstor.com>

Andy,

One of the interrupts from the Marvell is dedicated to the FC core in
the RM9K.  I believe this is Int0, but I can't confirm this since I'm
out of the office at the moment.  If this is the case, then you will
only need to look at Int1 and don't need to do anything with Int0.

I've copied Warren on this in case you have more questions while I'm
out.  If needed, he can look at Marvell registers to see exactly what's
enabled on each of those interrupts in the Marvell.


Thanks,
Brian



> -----Original Message-----
> From: Andy Sharp=20
> Sent: Monday, July 09, 2007 10:16 AM
> To: Brian Stark
> Subject: more irqy questions
>=20
> Hi Brian,
>=20
> A controversy has sprung up which I'm hoping you can help=20
> with.  It seems that there are two int's associated with the=20
> marvell and the rm9k, namely 2 and 3.  I have code in the=20
> linux kernel to treat both 2 and 3 as cascaded interrupts. =20
> But max says this doesn't make sense, and that it should be=20
> only 3.  If that's true, then what should I be doing with int 2?
>=20
> According to the document, these correspond to
>=20
> IRQ0 - MV64440 CPU_Int0
> IRQ1 - MV64440 CPU_Int1
>=20
> Despite having the marvell datasheet, I'm not quite sure what=20
> this means.  IRQ0 in this case means interrupt 2 or whatever,=20
> obviously.  We know that things basically work the way we=20
> expect if we setup int 3 as the cascade interrupt, and=20
> setting up both int 2 and int 3 as cascaded interrupts=20
> doesn't hurt anything, but of course we're only part way into=20
> the process of getting everything ported over, so we haven't=20
> tried everything yet.
>=20
> Any thoughts?
>=20
