X-MimeOLE: Produced By Microsoft Exchange V6.5
Received: by onstor-exch02.onstor.net 
	id <01C8270C.57A29CFF@onstor-exch02.onstor.net>; Wed, 14 Nov 2007 14:18:54 -0800
MIME-Version: 1.0
Content-Type: multipart/alternative;
	boundary="----_=_NextPart_001_01C8270C.57A29CFF"
Content-class: urn:content-classes:message
Subject: RE: GPIO on the QLA24xx
Date: Wed, 14 Nov 2007 14:18:54 -0800
Message-ID: <BB375AF679D4A34E9CA8DFA650E2B04E06992025@onstor-exch02.onstor.net>
In-Reply-To: <BB375AF679D4A34E9CA8DFA650E2B04E06648D5E@onstor-exch02.onstor.net>
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
Thread-Topic: GPIO on the QLA24xx
Thread-Index: AcgnB2O8foJXQDnVRd2QwA9WH3Wh4QAARFXQAACiK+AAAD2MEA==
References: <BB375AF679D4A34E9CA8DFA650E2B04E06992012@onstor-exch02.onstor.net> <BB375AF679D4A34E9CA8DFA650E2B04E06648D5E@onstor-exch02.onstor.net>
From: "Brian Stark" <brian.stark@onstor.com>
To: "Bill Nadzam" <bill.nadzam@onstor.com>
Cc: "dl-Cougar" <dl-Cougar@onstor.com>

This is a multi-part message in MIME format.

------_=_NextPart_001_01C8270C.57A29CFF
Content-Type: text/plain;
	charset="us-ascii"
Content-Transfer-Encoding: quoted-printable

MOD_DEF0 is on the SFP.  Look for SFP_PR_1 and SFP_PR_2.
=20
Maybe the SFP_PR_1 and SFP_PR_2 pins are internally connected to the
GPIO register and just not externally referred to as GPIO pins?
=20


________________________________

	From: Bill Nadzam=20
	Sent: Wednesday, November 14, 2007 2:14 PM
	To: Brian Stark
	Cc: dl-Cougar
	Subject: RE: GPIO on the QLA24xx
=09
=09
	Interesting.
	In the firmware design spec, page 13-10, the GPIO Enable Reg
says that when read bits  7 and 23 control SFP is installed.=20
	=20
	I'll look for the MOD_DEF0 pin and how to sense that.

________________________________

	From: Brian Stark=20
	Sent: Wednesday, November 14, 2007 2:06 PM
	To: Bill Nadzam
	Cc: dl-Cougar
	Subject: RE: GPIO on the QLA24xx
=09
=09
	Bill,
	=20
	On the 2432, there are 2 dedicated pins (SFP_PR_1 and SFP_PR_2)
that indicate if a SFP is installed in the respective socket.  From the
EP2432 Design Guide:
	=20
	SMALL FORM FACTOR PLUGGABLE

	PRESENT INPUT. These pins detect the presence of an optical
transceiver. When an optical transceiver is present, these pins must be

	grounded. When an optical transceiver is not present, these pins
must be pulled up.  When an SFF transceiver is used, connect a 10k

	pull-down to ground for these pins.

	=20
	These pins are directly connected to the MOD_DEF0 pin on the
SFP, which is then connected to ground inside the SFP.
	=20
	This is how the 2432 eval schematics handle SFP presence, so
there's hopefully an example of this in the firmware.  In addition to
SFP presence, there are dedicated pins on the 2432 for LEDs, SFP rate
select, and SFP transmit disable.  Also, unlike the previous QLogics
that we've used, there are only 2 GPIO bits per port, not 8, and they
are hooked up as follows (per port):
	=20
	GPIO0    Transmit Fault from SFP (0 =3D ok, 1 =3D fault)
	GPIO1    Loss of Signal from SFP (0 =3D ok, 1 =3D loss of signal)
	=20
	=20
	 Brian
	=20


________________________________

		From: Bill Nadzam=20
		Sent: Wednesday, November 14, 2007 1:43 PM
		To: Brian Stark
		Cc: dl-Cougar
		Subject: GPIO on the QLA24xx
	=09
	=09
		In the Firmware spec from Qlogic, GPIO data register bit
7 tells if the SFP is installed in the socket.
		=20
		Now I know this is for the standard HBA but do we have a
bit assigned like this?


------_=_NextPart_001_01C8270C.57A29CFF
Content-Type: text/html;
	charset="us-ascii"
Content-Transfer-Encoding: quoted-printable

<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=3DContent-Type content=3D"text/html; =
charset=3Dus-ascii">
<META content=3D"MSHTML 6.00.6000.16525" name=3DGENERATOR></HEAD>
<BODY>
<DIV dir=3Dltr align=3Dleft><SPAN class=3D134071622-14112007><FONT =
face=3DArial=20
color=3D#0000ff size=3D2>MOD_DEF0 is on the SFP.&nbsp; Look for SFP_PR_1 =
and=20
SFP_PR_2.</FONT></SPAN></DIV>
<DIV dir=3Dltr align=3Dleft><SPAN class=3D134071622-14112007><FONT =
face=3DArial=20
color=3D#0000ff size=3D2></FONT></SPAN>&nbsp;</DIV>
<DIV dir=3Dltr align=3Dleft><SPAN class=3D134071622-14112007><FONT =
face=3DArial=20
color=3D#0000ff size=3D2>Maybe the SFP_PR_1 and SFP_PR_2 pins are =
internally=20
connected to the GPIO register and just not externally referred to as =
GPIO=20
pins?</FONT></SPAN></DIV>
<DIV dir=3Dltr align=3Dleft><SPAN class=3D134071622-14112007><FONT =
face=3DArial=20
color=3D#0000ff size=3D2></FONT></SPAN>&nbsp;</DIV><BR>
<BLOCKQUOTE dir=3Dltr=20
style=3D"PADDING-LEFT: 5px; MARGIN-LEFT: 5px; BORDER-LEFT: #0000ff 2px =
solid; MARGIN-RIGHT: 0px">
  <DIV class=3DOutlookMessageHeader lang=3Den-us dir=3Dltr align=3Dleft>
  <HR tabIndex=3D-1>
  <FONT face=3DTahoma size=3D2><B>From:</B> Bill Nadzam <BR><B>Sent:</B> =
Wednesday,=20
  November 14, 2007 2:14 PM<BR><B>To:</B> Brian Stark<BR><B>Cc:</B>=20
  dl-Cougar<BR><B>Subject:</B> RE: GPIO on the =
QLA24xx<BR></FONT><BR></DIV>
  <DIV></DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D042140922-14112007><FONT =
face=3DArial=20
  color=3D#0000ff size=3D2>Interesting.</FONT></SPAN></DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D042140922-14112007><FONT =
face=3DArial=20
  color=3D#0000ff size=3D2>In the firmware design spec,&nbsp;page 13-10, =
the GPIO=20
  Enable Reg says that when read bits &nbsp;7 and 23 control SFP is =
installed.=20
  </FONT></SPAN></DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D042140922-14112007><FONT =
face=3DArial=20
  color=3D#0000ff size=3D2></FONT></SPAN>&nbsp;</DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D042140922-14112007><FONT =
face=3DArial=20
  color=3D#0000ff size=3D2>I'll look for the MOD_DEF0 pin and how to =
sense=20
  that.</FONT></SPAN></DIV><BR>
  <DIV class=3DOutlookMessageHeader lang=3Den-us dir=3Dltr align=3Dleft>
  <HR tabIndex=3D-1>
  <FONT face=3DTahoma size=3D2><B>From:</B> Brian Stark <BR><B>Sent:</B> =
Wednesday,=20
  November 14, 2007 2:06 PM<BR><B>To:</B> Bill Nadzam<BR><B>Cc:</B>=20
  dl-Cougar<BR><B>Subject:</B> RE: GPIO on the =
QLA24xx<BR></FONT><BR></DIV>
  <DIV></DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D810055121-14112007><FONT =
face=3DArial=20
  color=3D#0000ff size=3D2>Bill,</FONT></SPAN></DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D810055121-14112007><FONT =
face=3DArial=20
  color=3D#0000ff size=3D2></FONT></SPAN>&nbsp;</DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D810055121-14112007><FONT =
face=3DArial=20
  color=3D#0000ff size=3D2>On the 2432, there are 2&nbsp;dedicated=20
  pins&nbsp;(SFP_PR_1 and SFP_PR_2)&nbsp;that indicate if a SFP is =
installed in=20
  the respective socket.&nbsp; From the EP2432 Design =
Guide:</FONT></SPAN></DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D810055121-14112007><FONT =
face=3DArial=20
  color=3D#0000ff size=3D2></FONT></SPAN>&nbsp;</DIV>
  <DIV dir=3Dltr align=3Dleft><SPAN class=3D810055121-14112007><FONT =
size=3D1>
  <P align=3Dleft><FONT face=3DArial size=3D2>SMALL FORM FACTOR =
PLUGGABLE</FONT></P>
  <P align=3Dleft><FONT face=3DArial><FONT size=3D2>PRESENT INPUT. These =
pins detect=20
  the<SPAN class=3D810055121-14112007> </SPAN>presence of an optical =
transceiver.=20
  When an<SPAN class=3D810055121-14112007> </SPAN></FONT></FONT><FONT =
face=3DArial=20
  size=3D2>optical transceiver is present, these pins must be</FONT></P>
  <P align=3Dleft><FONT face=3DArial><FONT size=3D2>grounded. When an =
optical=20
  transceiver is not<SPAN class=3D810055121-14112007> </SPAN>present, =
these pins=20
  must be pulled up.<SPAN class=3D810055121-14112007>&nbsp;=20
  </SPAN></FONT></FONT><FONT face=3DArial size=3D2>When an SFF =
transceiver is used,=20
  connect a 10k</FONT></P>
  <P align=3Dleft><FONT face=3DArial size=3D2>pull-down to ground for =
these=20
  pins.</FONT></P></FONT></SPAN></DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007></SPAN></FONT>&nbsp;</DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007>These pins are directly connected to the =
MOD_DEF0 pin=20
  on the SFP, which is then connected to ground inside the=20
  SFP.</SPAN></FONT></DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007></SPAN></FONT>&nbsp;</DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN =
class=3D810055121-14112007>This=20
  is&nbsp;how the 2432 eval schematics handle SFP presence, so there's =
hopefully=20
  an example of this in the firmware.&nbsp;&nbsp;In addition to SFP =
presence,=20
  there are dedicated pins on the 2432 for LEDs, SFP rate select, and =
SFP=20
  transmit disable.&nbsp; Also, unlike the previous QLogics that we've =
used,=20
  there are only 2 GPIO bits per port, not 8, and they are hooked up as =
follows=20
  (per port):</SPAN></FONT></DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007></SPAN></FONT>&nbsp;</DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007>GPIO0&nbsp;&nbsp;&nbsp; Transmit Fault from =
SFP (0 =3D=20
  ok, 1 =3D fault)</SPAN></FONT></DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007>GPIO1&nbsp;&nbsp;&nbsp; Loss of Signal from =
SFP (0 =3D=20
  ok, 1 =3D loss of signal)</SPAN></FONT></DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007></SPAN></FONT>&nbsp;</DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007></SPAN></FONT>&nbsp;</DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007>&nbsp;Brian</SPAN></FONT></DIV>
  <DIV><FONT face=3DArial color=3D#0000ff size=3D2><SPAN=20
  class=3D810055121-14112007></SPAN></FONT>&nbsp;</DIV>
  <DIV><BR></DIV>
  <BLOCKQUOTE dir=3Dltr=20
  style=3D"PADDING-LEFT: 5px; MARGIN-LEFT: 5px; BORDER-LEFT: #0000ff 2px =
solid; MARGIN-RIGHT: 0px">
    <DIV class=3DOutlookMessageHeader lang=3Den-us dir=3Dltr =
align=3Dleft>
    <HR tabIndex=3D-1>
    <FONT face=3DTahoma size=3D2><B>From:</B> Bill Nadzam =
<BR><B>Sent:</B>=20
    Wednesday, November 14, 2007 1:43 PM<BR><B>To:</B> Brian =
Stark<BR><B>Cc:</B>=20
    dl-Cougar<BR><B>Subject:</B> GPIO on the =
QLA24xx<BR></FONT><BR></DIV>
    <DIV></DIV>
    <DIV><FONT face=3DArial size=3D2><SPAN class=3D408574021-14112007>In =
the Firmware=20
    spec from Qlogic, GPIO data register bit 7 tells if the SFP is =
installed in=20
    the socket.</SPAN></FONT></DIV>
    <DIV><FONT face=3DArial size=3D2><SPAN=20
    class=3D408574021-14112007></SPAN></FONT>&nbsp;</DIV>
    <DIV><FONT face=3DArial size=3D2><SPAN =
class=3D408574021-14112007>Now I know this=20
    is for the standard HBA but do we have a bit assigned like=20
    this?</SPAN></FONT></DIV></BLOCKQUOTE></BLOCKQUOTE></BODY></HTML>

------_=_NextPart_001_01C8270C.57A29CFF--
