Received: from milmhbs1.lsil.com (147.145.21.209) by coscas01.lsi.com
 (172.21.36.60) with Microsoft SMTP Server id 8.1.393.1; Wed, 10 Feb 2010
 16:14:14 -0700
Received: from mail2.lsil.com (mail2.lsil.com [147.145.40.22])	by
 milmhbs1.lsil.com (8.12.11/8.12.11) with ESMTP id o1ANEEO2016644	for
 <andy.sharp@lsi.com>; Wed, 10 Feb 2010 15:14:14 -0800
Received: from psmtp.com (na3sys009amx257.postini.com [74.125.149.141])	by
 mail2.lsil.com (8.12.11/8.12.11) with SMTP id o1AN9NBi009710	for
 <andy.sharp@lsi.com>; Wed, 10 Feb 2010 15:09:23 -0800 (PST)
Received: from source ([78.24.191.182]) by na3sys009amx257.postini.com
 ([74.125.148.14]) with SMTP;	Wed, 10 Feb 2010 15:14:13 PST
Received: from localhost.localdomain ([127.0.0.1]:41021 "EHLO
        eddie.linux-mips.org" rhost-flags-OK-OK-OK-FAIL)        by
 eddie.linux-mips.org with ESMTP id S1492389Ab0BJXOL (ORCPT
        <rfc822;andy.sharp@lsi.com>); Thu, 11 Feb 2010 00:14:11 +0100
Received: with ECARTIS (v1.0.0; list linux-mips); Thu, 11 Feb 2010 00:13:53
 +0100 (CET)
Received: from mail3.caviumnetworks.com ([12.108.191.235]:15978 "EHLO
        mail3.caviumnetworks.com" rhost-flags-OK-OK-OK-OK)        by
 eddie.linux-mips.org with ESMTP id S1492360Ab0BJXNu (ORCPT
        <rfc822;linux-mips@linux-mips.org>); Thu, 11 Feb 2010 00:13:50 +0100
Received: from caexch01.caveonetworks.com (Not Verified[192.168.16.9]) by
 mail3.caviumnetworks.com with MailMarshal (v6,7,2,8378)        id
 <B4b733db50001>; Wed, 10 Feb 2010 15:13:57 -0800
Received: from caexch01.caveonetworks.com ([192.168.16.9]) by
 caexch01.caveonetworks.com with Microsoft SMTPSVC(6.0.3790.3959);
         Wed, 10 Feb 2010 15:12:52 -0800
Received: from dd1.caveonetworks.com ([12.108.191.236]) by
 caexch01.caveonetworks.com over TLS secured channel with Microsoft
 SMTPSVC(6.0.3790.3959);         Wed, 10 Feb 2010 15:12:52 -0800
Received: from dd1.caveonetworks.com (localhost.localdomain [127.0.0.1])
        by dd1.caveonetworks.com (8.14.3/8.14.2) with ESMTP id o1ANCncl005827;
        Wed, 10 Feb 2010 15:12:49 -0800
Received: (from ddaney@localhost)        by dd1.caveonetworks.com
 (8.14.3/8.14.3/Submit) id o1ANCn3R005826;        Wed, 10 Feb 2010 15:12:49
 -0800
From: David Daney <ddaney@caviumnetworks.com>
To: "linux-mips@linux-mips.org" <linux-mips@linux-mips.org>,
	"ralf@linux-mips.org" <ralf@linux-mips.org>
CC: David Daney <ddaney@caviumnetworks.com>
Sender: "linux-mips-bounce@linux-mips.org" <linux-mips-bounce@linux-mips.org>
Date: Wed, 10 Feb 2010 16:12:45 -0700
Subject: [PATCH 2/6] MIPS: Add accessor functions and bit definitions for
 c0_PageGrain
Thread-Topic: [PATCH 2/6] MIPS: Add accessor functions and bit definitions
 for c0_PageGrain
Thread-Index: AcqqpsOMb/CXVeQgRJG4qYXIk7qnIQ==
Message-ID: <1265843569-5786-2-git-send-email-ddaney@caviumnetworks.com>
References: <4B733C71.8030304@caviumnetworks.com>
In-Reply-To: <4B733C71.8030304@caviumnetworks.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Exchange-Organization-AuthAs: Anonymous
X-MS-Exchange-Organization-AuthSource: coscas01.lsi.com
X-MS-Has-Attach:
X-Auto-Response-Suppress: All
X-MS-TNEF-Correlator:
x-scanned-by: MIMEDefang 2.39
errors-to: linux-mips-bounce@linux-mips.org
x-originalarrivaltime: 10 Feb 2010 23:12:52.0410 (UTC)
 FILETIME=[91FDC1A0:01CAAAA6]
x-pstn-levels: (S:99.90000/99.90000 CV:99.9000 FC:95.5390 LC:95.5390
 R:95.9108 P:95.9108 M:97.0282 C:98.6951 )
x-pstn-settings: 3 (1.0000:1.0000) s cv gt3 gt2 gt1 r p m c 
x-pstn-addresses: from <ddaney@caviumnetworks.com> [22/1] 
x-pstn-neptune: 0/0/0.00/0
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0

Signed-off-by: David Daney <ddaney@caviumnetworks.com>
---
 arch/mips/include/asm/mipsregs.h |   11 +++++++++++
 1 files changed, 11 insertions(+), 0 deletions(-)

diff --git a/arch/mips/include/asm/mipsregs.h b/arch/mips/include/asm/mipsr=
egs.h
index b30819c..9893758 100644
--- a/arch/mips/include/asm/mipsregs.h
+++ b/arch/mips/include/asm/mipsregs.h
@@ -251,6 +251,14 @@
 #define PL_256M		28
=20
 /*
+ * PageGrain bits
+ */
+#define PG_RIE		(_ULCAST_(1) <<  31)
+#define PG_XIE		(_ULCAST_(1) <<  30)
+#define PG_ELPA		(_ULCAST_(1) <<  29)
+#define PG_ESP		(_ULCAST_(1) <<  28)
+
+/*
  * R4x00 interrupt enable / cause bits
  */
 #define IE_SW0          (_ULCAST_(1) <<  8)
@@ -840,6 +848,9 @@ do {									\
 #define read_c0_pagemask()	__read_32bit_c0_register($5, 0)
 #define write_c0_pagemask(val)	__write_32bit_c0_register($5, 0, val)
=20
+#define read_c0_pagegrain()	__read_32bit_c0_register($5, 1)
+#define write_c0_pagegrain(val)	__write_32bit_c0_register($5, 1, val)
+
 #define read_c0_wired()		__read_32bit_c0_register($6, 0)
 #define write_c0_wired(val)	__write_32bit_c0_register($6, 0, val)
=20
--=20
1.6.2.5


