AF:
NF:0
PS:10
SRH:1
SFN:
DSR:
MID:<20070309151525.7bccf2a9@ripper.onstor.net>
CFG:
PT:0
S:andy.sharp@onstor.com
RQ:
SSV:onstor-exch02.onstor.net
NSV:
SSH:
R:<brian.stark@onstor.com>,<warren.gale@onstor.com>
MAID:1
X-Sylpheed-Privacy-System:
X-Sylpheed-Sign:0
SCF:#mh/Mailbox/sent
RMID:#imap/andys@onstor.net@onstor-exch02.onstor.net/INBOX	0	BB375AF679D4A34E9CA8DFA650E2B04E02C1B576@onstor-exch02.onstor.net
X-Sylpheed-End-Special-Headers: 1
Date: Fri, 9 Mar 2007 15:16:52 -0800
From: Andrew Sharp <andy.sharp@onstor.com>
To: "Brian Stark" <brian.stark@onstor.com>
Cc: "Warren Gale" <warren.gale@onstor.com>
Subject: Re: PROM load image comand
Message-ID: <20070309151652.23b80e68@ripper.onstor.net>
In-Reply-To: <BB375AF679D4A34E9CA8DFA650E2B04E02C1B576@onstor-exch02.onstor.net>
References: <BB375AF679D4A34E9CA8DFA650E2B04E02C1B4BC@onstor-exch02.onstor.net>
	<20070309141540.7b395cb2@ripper.onstor.net>
	<BB375AF679D4A34E9CA8DFA650E2B04E02C1B51F@onstor-exch02.onstor.net>
	<20070309145306.2c57fe0e@ripper.onstor.net>
	<BB375AF679D4A34E9CA8DFA650E2B04E02C1B576@onstor-exch02.onstor.net>
Organization: Onstor
X-Mailer: Sylpheed-Claws 2.6.0 (GTK+ 2.8.20; x86_64-pc-linux-gnu)
Mime-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 7bit

On Fri, 9 Mar 2007 15:09:49 -0800 "Brian Stark"
<brian.stark@onstor.com> wrote:

Ditto...

> See below...
> 
> 
> > -----Original Message-----
> > From: Andy Sharp 
> > Sent: Friday, March 09, 2007 2:53 PM
> > To: Brian Stark
> > Cc: Warren Gale
> > Subject: Re: PROM load image comand
> > 
> > On Fri, 9 Mar 2007 14:40:23 -0800 "Brian Stark"
> > <brian.stark@onstor.com> wrote:
> > 
> > > Crap, those damn interrupts get me every time.  The 16552 
> > interrupts 
> > > are not hooked up to anything because all of the PMC 
> > interrupts were 
> > > already taken when the 16552 was added.  Same goes for the 
> > Marvell GPP 
> > > pins that could be wired up as interrupt inputs.
> > 
> > So use the same int as the mpsc ports on the marvell.  
> > Interrupt sharing is not a problem.  As long as they're 
> > "like" interrupts.
> 
> 
> This may be feasible since the interrupts are tri-stated when inactive
> (high).  I could wire up the 16552 interrupt directly to the Marvell
> interrupt output that's used for the BSD mpsc port, which looks to be
> CPU_INT0_L from the Marvell.  Then when this interrupt fires to the
> PMC, you'd have to go poll the Marvell cause register and then the
> 16552 port to see who generated it.  Is this cool?  If so, I'll look
> to see what the rework looks like.
> 
> Of course, this is only needed if you can't get polling to work.
> Software fixes for hardware mistakes are so much fun!

I'll make you a deal: make me a PROM that gives me the standard PMON
call vectors and I'll make the polling thing work.  Seriously.

Cheers,

a
